1553B BUS CONTROLLER

Datasheet

Part Number: B64843RH





Page of Revise Control

Version No.	Publish Time	Revised Chapter	Revise Introduction	Note
1.0	2018.3		Initial release.	



TABLE OF CONTENTS

1.	FEATURES	4
2.	BLOCK DIAGRAM	5
3.	ELECTRICAL CHARACTERISTIC	5
4.	INTRODUCTION	7
	4.1. BUS CONTROLLER (BC) ARCHITECTURE	. 25
	4.2. REMOTE TERMINAL (RT) ARCHITECTURE	. 36
	4.3. MONITOR ARCHITECTURE	. 49
	4.4. MISCELLANEOUS	. 56
5.	HOST PROCESSOR INTERFACE	. 60
6.	+3.3 VOLT ISOLATION TRANSFORMERS	. 67
7.	PACKAGE	. 77
8.	INFORMATION OF SYMBOL	. 79
AF	PPENDIX 1 1553B MESSAGE WORD FORMAT	. 80
ΑF	PPENDIX 2 1553B INFORMATION TANSFER FORMATS.	81



1. FEATURES

- Fully Integrated 3.3 Volt Power Supply
- Bus bandwidth 1Mbps
- Transceiver Power-Down Options
- 80-pin Ceramic Flat/Gull Wing Package
- BC/RT/Monitor, 4K RAM
- Supports 1553A/B Notice 2, McAir, STANAG 3838 Protocols
- Highly Flexible Host Side Interface
- Highly Autonomous BC with Built-In Message Sequence Controller
- · Choice of Single, Double, and Circular RT Buffering Options
- Selective Message Monitor
- Comprehensive Built-In Self-Test
- Choice Of 10, 12, 16, or 20 MHz Clock Inputs
- Available with Full Military Temperature Range and Screening

MXT'B64843RH can be powered entirely by +3.3 volts. With a package body of 0.880 inches square and a gull wing "toe-to-toe" dimension of 1.110 inches, B64843RH is the industry's smallest ceramic gull-lead 1553 terminal. At 0.815 inches square, B64843RH provides the smallest industry footprint, enabling its use in applications where PC board space is at a premium.

These devices integrate dual 3.3 volt transceivers, 3.3 volt protocol logic, and 4K words of internal RAM. A salient feature of B64843RH is the advanced bus controller architecture. This provides methods to control message scheduling, the means to minimize host overhead for asynchronous message insertion, facilitate bulk data transfers and double buffering, and support various message retry and bus switching strategies.

The remote terminal architecture provides flexibility in meeting all common MIL-STD-1553 protocols. The choice of RT data buffering and interrupt options provides robust support for synchronous and asynchronous messaging, while ensuring data sample consistency and supporting bulk data transfers. The monitor mode provides true message monitoring, and supports filtering on an RT address/T-R bit/subaddress basis.

B64843RH incorporate fully autonomous built-in self-tests of internal protocol





logic and RAM. The terminals provide the flexibility in host interface configurations, along with a reduction in the host processor's worst case hold off time.

2. BLOCK DIAGRAM




Figure 1 B64843RH BLOCK DIAGRAM

3. ELECTRICAL CHARACTERISTIC

	TABLE 1 B64843RH SPECIFICATIONS							
PARAMETER	SYM BOL	CONDATION GND=0V, $55^{\circ}\text{C} \leq T_{\text{A}} \leq 125^{\circ}\text{C}$, $V_{\text{CC}} = 3.3 \ (1 \pm 10\%) \ \text{V}$ unless otherwise specified.	MIN	ТҮР	MAX	UNITS		
Absolute Max Supply Volt Logic +3.3V	V _{DMA}		-0.3		5	V		
Absolute Max Supply Volt Transceiver +3.3V	V _{AMA}		-0.3		5	V		
Logic Voltage Input	V _{IMA}		-0.3		5	V		
Receiver Differential Input Resistance	$R_I^{\ b}$	V _{CC} =3.3V	2.0		_	ΚΩ		
Receiver Differential	$C_I^{\ b}$	$V_{\rm CC}$ =3.3V	—		40	pF		



Input Capacitance	1	中国相关 beijing Microelectronics reciniology institute				
Receiver Threshold		Transformer Coupled, Measured on				
Voltage	V_{THD}	Stub	0.200		0.860	V
Receiver		Stub				
	T/				10	V
Common-Mode	V_{PEAK}		_		10	V
Voltage		Direct Coupled Agrees 25 O				
Transmitter Differential		Direct Coupled Across 35 Ω ,	6	7	9	
Output Voltage	V_{PP}	Measured on Bus				V
		Transformer Coupled Across 70 Ω ,	18	20	27	
Transmitter Output	V_{NS}	Direct Coupled Across 35 Ω			10	mV
Noise	v NS	Direct Coupled Across 33 22			10	111 V
Transmitter Output	V	Transformer Coupled Across 70 Ω	-250		250	mV
Offset Voltage	V_{OS}	Transformer Coupled Across 70 52	-230		230	III V
Transmitter Rise Time	t_R	Direct Coupled Across 35 Ω	100		300	ns
Transmitter Fall Time	t_f	Direct Coupled Across 35 Ω	100		300	ns
T ' T (II' 1 37 1)		V 2.2V	0.8*			***
Logic Input High Volt	V_{IH}	$V_{\rm CC}$ =3.3V	V_{CC}			V
T ' T . T . T . T . T . T . T . T . T .	T.7	11 2 211			0.2*	***
Logic Input Low Volt	V_{IL}	$V_{\rm CC}$ =3.3V	—		V_{CC}	V
Logic Input High	_	$V_{\rm CC} = 3.63 \text{V}, V_{\rm IN} = 2.7 \text{V};$				
Current	$I_{ m IH}$	All signals except CLK_IN	-350		-33	μΑ
Logic Input Low		$V_{\rm CC} = 3.63 \text{V}, V_{\rm IN} = 0.4 \text{V};$				
Current Low	$I_{ m IL}$		-350		-33	μΑ
		All signals except CLK_IN				
Logic Output High	V_{OH}	$V_{\rm CC}$ =2.97V , $V_{\rm IH}$ =2.7V ,	2.4			V
Volt	OH	I_{OH} =-2.2mA				
Logic Output Low Volt	V_{OL}	$V_{\rm CC}$ =2.97V , $V_{\rm IL}$ =0.2V ,			0.4	V
	V OL	$I_{\rm OL}$ =+2.2mA			0.4	•
Logic Output High	7	$V_{\rm CC} = 2.97 \rm V$	2.2			mA
Current	I_{OH}	VCC -2.37 V	2.2			IIIA
Logic Output Low	1	$V_{\rm CC} = 2.97 \text{V}$			-2.2	mA
Current	$I_{ m OL}$	V _{CC} -2.97 V			-2.2	IIIA
Input Capacitance	CI			50		pF
+3.3V Logic Power	V_D		2.97		3.63	V
+3.3V Transceiver	17		2 125		2.465	V
Power	V_A		3.135		3.465	V
Quiescent Current	I_{DDS}	$V_{CC} = 3.63V$	_		95	mA
		Idle	_		95	mA
D	,	25% Duty Transmitter Cycle	_		300	mA
Dynamic Current	$I_{ m DD}$	50% Duty Transmitter Cycle	<u> </u>		500	mA
		100% Duty Transmitter Cycle	_		900	mA
		Idle			0.31	W
Dynamic		25% Duty Transmitter Cycle	<u> </u>		0.69	W
Power Dissipation	P_A	50% Duty Transmitter Cycle	_		1.04	W
Tower Dissipation		100% Duty Transmitter Cycle			1.74	W
		Idle			0.9	W
		25% Duty Transmitter Cycle	_		0.9	W
Hottest Die	P_S	<u> </u>	<u> </u>			
		50% Duty Transmitter Cycle	_		0.82	W
		100% Duty Transmitter Cycle	17.5	10.5	1.52	W
		18.5 nominal	17.5	18.5	19.5	μs
BC/RT/MT Response Timeout	T_{RS}	22.5 nominal	21.5	22.5	23.5	μs
	- 1/2	50.5 nominal	49.5	50.5	51.5	μs
		128.0 nominal	127	128	131.5	μs
RT Response Time	T_{RT}		4		7	μs



4. INTRODUCTION

MXT's B64843RH is a MIL-STD-1553 terminal which can be powered entirely by 3.3 volts. B64843RH comprise a complete integrated interface between a host processor and a MIL-STD-1553 bus. provides complete multiprotocol support of MIL-STD-1553A/B/McAir and STANAG 3838. The device integrates dual transceiver, protocol logic, and 4K words of internal RAM.

MXT's B64843RH includes dual 3.3 volt voltage source transceivers for improved line driving capability, with options for MIL-STD-1760 and McAir compatibility. To provide further flexibility, the B64843RH may operate with a choice of 10, 12, 16, or 20 MHz clock inputs.

One of the new salient features of the B64843RH is its Enhanced bus controller architecture. The Enhanced BC's highly autonomous message sequence control engine provides a means for offloading the host processor for implementing multiframe message scheduling, message retry schemes, data double buffering, and asynchronous message insertion. For the purpose of performing messaging to the host processor, the Enhanced BC mode includes a General Purpose Queue, along with user-defined interrupts.

A second major new feature of the B64843RH is the incorporation of a fully autonomous built-in self-test. This test provides comprehensive testing of the internal protocol logic. A separate test verifies the operation of the internal RAM. Since the self-tests are fully autonomous, they eliminate the need for the host to write and read stimulus and response vectors.

B64843RH RT offers choices of single, double, and circular buffering for individual subaddresses. New enhancements to the RT architecture include a global circular buffering option for multiple (or all) receive subaddresses, a 50% rollover interrupt for circular buffers, an interrupt status queue for logging up to 32 interrupt events, and an option to automatically initialize to RT mode with the Busy bit set. The interrupt status queue and 50% rollover interrupt features are also included as improvements to the device's Monitor architecture.

To minimize board space and "glue" logic, the B64843RH provide wide choice of host interface configurations. This includes support of interfaces to 16-bit or 8-bit processors, memory or port type interfaces, and multiplexed or non-multiplexed



address/data buses. In addition, with respect to B61580, the worst case processor wait time has been significantly reduced. For example, assuming a 16 MHz clock, this time has been reduced from $2.8~\mu s$ to 632~ns for read accesses, and to 570~ns for write accesses.

The B64843RH terminals operate over the full military temperature range of -55 to +125 °C. The terminals are ideal for military and industrial processor-to-1553 applications powered by 3.3 volts only.

RT MODE

The B64843RH with 4K RAM, MIL-STD-1553 terminal can provide a complete interface between a simple system and a MIL-STD-1553 bus when configured as an RT. These terminals integrate dual transceiver, protocol logic, and a FIFO memory for received messages. The internal architecture is identical to that of the original B61580 RT.

The RT configured B64843RH incorporates a built-in self-test (BIT). This BIT, which is processed following power turn-on or after receipt of an Initiate self-test mode command, provides a comprehensive test of the encoders, decoders, protocol, transmitter watchdog timer, and protocol section. The RT configured, B64843RH also includes an auto-configuration feature.

The B64843RH when configured as an SSRT is ideal for munitions stores and other simple systems that do not require a microprocessor. To streamline the interface to simple systems it includes an internal 32-word FIFO for received data words. This serves to ensure that only complete, consistent blocks of validated data words are transferred to a system.

TRANSCEIVERS

The transceivers in the B64843RH are fully monolithic, requiring only a +3.3 power input. The transmitters are voltage sources, providing improved line driving capability over current sources. This serves to improve performance on long buses with many taps. The transmitters also offer an option that satisfies the MIL-STD-1760 requirement for a minimum of 20 volts peak-to-peak, transformer coupled output.

Besides eliminating the demand for an additional power supply, the use of a +3.3 volt only transceiver requires the use of a step-up, rather than a step-down, isolation transformer. As a result, there is a greater margin for the input impedance



test, mandated for the 1553 validation test. This allows for longer cable lengths between a system connector and the isolation transformers of an embedded 1553 terminal.

The receiver sections of the B64843RH are fully compliant with MIL-STD-1553B Notice 2 in terms of front end overvoltage protection, threshold, common-mode rejection, and word error rate.

REGISTER AND MEMORY ADDRESSING

The software interface of the B64843RH to the host processor consists of 24 internal operational registers for normal operation, an additional 24 test registers, plus 4K words of shared memory address space. The B64843RH's 4K X 16 internal RAM resides in this address space.

For normal operation, the host processor only needs to access the lower 32 register address locations (00-1F). The next 32 locations (20-3F) should be reserved, since many of these are used for factory test.

INTERNAL REGISTERS

The address mapping for the B64843RH registers is illustrated in TABLE2

	TABLE 2. ADDRESS MAPPING						
	ADDRESS LINES					REGISTER DESCRIPTION/ ACCESSIBILITY	
HEX	A4	A3	A2	A1	A0		
00	0	0	0	0	0	Interrupt Mask Register #1 (RD/WR)	
01	0	0	0	0	1	Configuration Register #1 (RD/WR)	
02	0	0	0	1	0	Configuration Register #2 (RD/WR)	
03	0	0	0	1	1	Start/Reset Register (WR)	
02	0	0	0	1	1	Non-Enhanced BC/RT Command Stack Pointer /	
03	0	0	U	1	1	Enhanced BC Instruction List Pointer Register (RD)	
04	0	0	1	0	0	0	BC Control Word /
04	0	U	1	U	0	RT Subaddress Control Word Register (RD/WR)	
05	0	0	1	0	1	Time Tag Register (RD/WR)	
06	0	0	1	1	0	Interrupt Status Register #1 (RD)	
07	0	0	1	1	1	Configuration Register #3 (RD/WR)	
08	0	1	0	0	0	Configuration Register #4 (RD/WR)	



09	0	1	0	0	1	Configuration Register #5 (RD/WR)
0A	0	1	0	1	0	RT / Monitor Data Stack Address Register (RD)
0B	0	1	0	1	1	BC Frame Time Remaining Register (RD)
0C	0	1	1	0	0	BC Time Remaining to Next Message Register (RD)
						Non-Enhanced BC Frame Time / Enhanced BC
0D	0	1	1	0	1	Initial Instruction Pointer / RT Last Command / MT
						Trigger Word Register (RD/WR)
0E	0	1	1	1	0	RT Status Word Register (RD)
0F	0	1	1	1	1	RT BIT Word Register (RD)
10	1	0	0	0	0	Test Mode Register 0
11	1	0	0	0	1	Test Mode Register 1
12	1	0	0	1	0	Test Mode Register 2
13	1	0	0	1	1	Test Mode Register 3
14	1	0	1	0	0	Test Mode Register 4
15	1	0	1	0	1	Test Mode Register 5
16	1	0	1	1	0	Test Mode Register 6
17	1	0	1	1	1	Test Mode Register 7
18	1	1	0	0	0	Configuration Register #6 (RD/WR)
19	1	1	0	0	1	Configuration Register #7 (RD/WR)
1A	1	1	0	1	0	RESERVED
1B	1	1	0	1	1	BC Condition Code Register (RD)
1B	1	1	0	1	1	BC General Purpose Flag Register (WR)
1C	1	1	1	0	0	BIT Test Status Register (RD)
1D	1	1	1	0	1	Interrupt Mask Register #2 (RD/WR)
1E	1	1	1	1	0	Interrupt Status Register #2 (RD)
						BC General Purpose Queue Pointer /
1F	1	1	1	1	1	RT-MT Interrupt Status Queue Pointer Register
						(RD/WR)
						·

TABLE 3. INT	TABLE 3. INTERRUPT MASK REGISTER #1(READ/WRITE 00H)				
BIT	DESCRIPTION				
15	RESERVED				
14	RAM PARITY ERROR				
13	BC/RT TRANSMITTER TIMEOUT				



12	BC/RT COMMAND STACK ROLLOVER
11	MT COMMAND STACK ROLLOVER
10	MT DATA STACK ROLLOVER
9	HANDSHAKE FAIL
8	BC RETRY
7	RT ADDRESS PARITY ERROR
6	TIME TAG ROLLOVER
5	RT CIRCULAR BUFFER ROLLOVER
4	BC CONTROL WORD/RT SUBADDRESS CONTROL WORD
4	EOM
3	BC END OF FRAME
2	FORMAT ERROR
1	BC STATUS SET/RT MODE CODE/MT PATTERN TRIGGER
0	END OF MESSAGE

	TABLE 4. CONFIGURATION REGISTER #1 (READ/WRITE 01H)						
BI T	BC FUNCTION (Bits 11-0 Enhanced Mode Only)	RT WITHOUT ALTERNATE STATUS	RT WITH ALTERNAT E STATUS (Enhanced only)	MONITOR FUNCTION (Enhanced Mode Only)			
15	$RT/\overline{BC - MT}$ (logic 0)	(logic 1)	(logic 1)	(logic 0)			
14	$MT/\overline{BC} - RT \text{ (logic 0)}$	(logic 0)	(logic 0)	(logic 1)			
13	CURRENT AREA B/Ā	CURRENT AREA B/Ā	CURRENT AREA B/Ā	CURRENT AREA B/Ā			
12	MESSAGE STOP-ON-ERROR	MESSAGE MONITOR ENABLED (MMT)	MESSAGE MONITOR ENABLED	MESSAGE MONITOR ENABLED			
11	FRAME STOP-ON-ERROR	DYNAMAC BUS CONTROL ACCEPTANCE	S10	TRIGGER WORD ENABLED			
10	STATUS SET STOP-ON-MESSAG E	BUSY	S09	START-ON-TRIGGE R			
9	STATUS SET STOP-ON-FRAME	SERVICE REQUEST	S08	STOP-ON-TRIGGER			



	FRAME	CCFLAG	007	NOTHER
8	AUTO-REPEAT	SSFLAG	S07	NOT USED
	EXTERNAL	DTELAC/Enhanced		EXTERNAL
7	TRIGGER	RTFLAG(Enhanced	S06	TRIGGER ENABLED
	ENABLED	Mode Only)		TRIGGER ENABLED
	INTERNAL			
6	TRIGGER	NOT USED	S05	NOT USED
	ENABLED			
	INTERMESSAGE			
5	GAP TIMER	NOT USED	S04	NOT USED
	ENABLED			
4	RETRY ENABLED	NOT USED	S03	NOT USED
3	DOUBLED/SINGLE	NOT USED	S02	NOT USED
3	RETRY	NOT USED	502	NOT USED
	BC ENABLED (Read			MONITOR
2	Only)	NOT USED		ENABLED(Read
	Olify)			Only)
	BC FRAME IN			MONITOR
1	PROGRESS (Read	NOT USED	S00	TRIGGERED(Read
	Only)			Only)
	BC MESSAGE IN	RT MESSAGE IN	RT	
0	PROGRESS(Read	PROGRESS(Enhance	MESSAGE IN	MONITOR ACTIVE
	Only)	d mode only, Read	PROGRESS	(Read Only)
	Omy)	Only)	(Read Only)	

T	TABLE 5. CONFIGURATION						
	REGISTER #2						
	(READ/WRITE 02H)						
BIT	DESCRIPTION						
15	ENHANCED INTERRUPTS						
14	RAM PARITY ENABLE						
13	BUSY LOOKUP TABLE						
13	ENABLE						
12	RX SA DOUBLE BUFFER						
12	ENABLE						
11	OVERWRITE INVALID DATA						
10	256-WORD BOUNDARY						
10	DISABLE						
9	TIME TAG RESOLUTION 2						
8	TIME TAG RESOLUTION 1						

TAB	LE 6. START/RESET REGISTER (WRITE 03H)
BIT	DESCRIPTION
15	RESERVED
14	RESERVED
13	RESERVED
12	RESERVED
11	CLEAR RT HALT
10	CLEAR SELF-TEST REGISTER
9	INITIATE RAM SELF-TEST
8	RESERVED



7	TIME TAG RE	SOLU	JTION	0
6	CLEAR TIM	1E	TAG	ON
6	SYNCHRONIZ	Έ		
5	LOAD TIM	E	TAG	ON
3	SYNCHRONIZ	Έ		
4	INTERRUPT	STAT	TUS A	OTUA
4	CLEAR			
3	LEVEL/PULSE	E I	NTERI	RUPT
3	REQUEST			
2	CLEAR SERV	ICE R	EQUE:	ST
1	ENHANCED	RT	MEM	IORY
	MANAGEMEN	ΙT		
0	SEPARATE	Bl	ROADO	CAST
U	DATA			

TABLE 7. BC/RT COMMAND STACK POINTER REG (READ 03H)		
BIT	DESCRIPTION	
15	COMMAND STACK POINTER 15	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
0	COMMAND STACK POINTER 0	

TABLE 9. RT SUBADDRESS		
CO	CONTROL WORD (READ/WRITE	
	04H)	
BIT	DESCRIPTION	
15	RX: DOUBLE BUFFER	
13	ENABLE	
14	TX: EOM INT	
13	TX: CIRC BUF INT	
12	TX: MEMORY MANAGEMENT	
12	2 (MM2)	
11	TX: MEMORY MANAGEMENT	
	1 (MM1)	
10	TX: MEMORY MANAGEMENT	
	0 (MM0)	

7	INITIATE PROTOCOL SELF-TEST
6	BC/MT STOP-ON-MESSAGE
5	BC STOP-ON-FRAME
4	TIME TAG TEST CLOCK
3	TIME TAG RESET
2	INTERRUPT RESET
1	BC/MT START
0	RESET

TA	TABLE 8. BC CONTROL WORD		
R	REGISTER (READ/WRITE 04H)		
BIT	DESCRIPTION		
	TRANSMIT TIME TAG FOR		
15	SYNCHRONIZE MODE		
	COMMAND		
14	MESSAGE ERROR MASK		
13	SERVICE REQUEST BIT MASK		
12	BUSY BIT MASK		
11	SUBSYSTEM FLAG BIT MASK		
10	TERMINAL FLAG BIT MASK		
9	RESERVED BITS MASK		
8	RETRY ENABLED		
7	BUS CHANNEL A/B		
6	OFF-LINE SELF-TEST		
5	MASK BROADCAST BIT		
4	EOM INTERRUPT ENABLE		
3	1553A/B SELECT		
2	MODE CODE FORMAT		
1	BROADCAST FORMAT		
0	RT-to-RT FORMAT		

TAI	TABLE 10. TIME TAG REGISTER (READ/WRITE 05H)	
BIT	DESCRIPTION	
15	TIME TAG 15	
•	•	
•	•	
•	•	
•	•	
•	•	



9	RX: EOM INT
8	RX: CIRC BUF INT
7	RX: MEMORY MANAGEMENT
/	2 (MM2)
6	RX: MEMORY MANAGEMENT
0	1 (MM1)
5	RX: MEMORY MANAGEMENT
3	0 (MM0)
4	BCST: EOM INT
3	BCST: CIRC BUF INT
2	BCST: MEMORY
	MANAGEMENT 2 (MM2)
1	BCST: MEMORY
	MANAGEMENT 1 (MM1)
0	BCST: MEMORY
	MANAGEMENT 0 (MM0)

•	•
•	•
•	•
•	•
•	•
•	•
•	•
•	•
•	•
0	TIME TAG 0

TA	TABLE 11. INTERRUPT STATUS		
REGISTER #1			
	(READ 06H)		
BIT	DESCRIPTION		
15	MASTER INTERRUPT		
14	RAM PARITY ERROR		
13	TRANSMITTER TIMEOUT		
12	BC/RT COMMAND STACK ROLLOVER		
11	MT COMMAND STACK ROLLOVER		
10	MT DATA STACK ROLLOVER		
9	HANDSHAKE FAIL		
8	BC RETRY		
7	RT ADDRESS PARITY ERROR		
6	TIME TAG ROLLOVER		
5	RT CIRCULAR BUFFER ROLLOVER		
4	BC CONTROL WORD/RT SUBADDRESS CONTROL WORD EOM		
3	BC END OF FRAME		
2	FORMAT ERROR		
1	BC STATUS SET / RT MODE CODE /MT PATTERN TRIGGER		
0	END OF MESSAGE		

TABLE 12. CONFIGURATION			
	REGISTER #3		
	(READ/WRITE 07H)		
BIT	DESCRIPTION		
15	ENHANCED MODE ENABLE		
14	BC/RT COMMAND STACK SIZE 1		
13	BC/RT COMMAND STACK SIZE 0		
12	MT COMMAND STACK SIZE 1		
11	MT COMMAND STACK SIZE 0		
10	MT DATA STACK SIZE 2		
9	MT DATA STACK SIZE 1		
8	MT DATA STACK SIZE 0		
7	ILLEGALIZATION DISABLED		
6	OVERRIDE MODE T/R ERROR		
5	ALTERNATE STATUS WORD ENABLE		
4	ILLEGAL RX TRANSFER DISABLE		
3	BUSY RX TRANSFER DISABLE		
2	RTFAIL/RTFLAG WRAP ENABLE		
1	1553A MODE CODES ENABLE		
0	ENHANCED MODE CODE HANDLING		

TABLE 13. CONFIGURATION REGISTER #4

TABLE 14. CONFIGURATION REGISTER #5



(READ/WRITE 08H)		
BIT	DESCRIPTION	
15	EXTERNAL BIT WORD	
13	ENABLE	
14	INHIBIT BIT WORD IF BUSY	
13	MODE COMMAND OVERRIDE	
13	BUSY	
12	EXPANDED BC CONTROL	
12	WORD ENABLE	
11	BROADCAST MASK ENA/XOR	
10	RETRY IF -A AND MESSAGE	
10	ERROR	
9	RETRY IF STATUS SET	
8	1ST RETRY ALT/SAME BUS	
7	2ND RETRY ALT/SAME BUS	
	VALID MESSAGE ERROR /NO	
6	DATA	
5	VALID BUSY/NO DATA	
4	MT TAG GAP OPTION	
3	LATCH RT ADDRESS WITH	
3	CONFIG #5	
2	TEST MODE 2	
1	TEST MODE 1	
0	TEST MODE 0	

(READ/WRITE 09H)		
BIT	DESCRIPTION	
15	12 / <u>16 MHZ CLOCK SELECT</u>	
14	SINGLE-ENDED SELECT	
13	EXTERNAL TX INHIBIT A	
12	EXTERNAL TX INHIBIT B	
11	EXPANDED CROSSING	
11	ENABLED	
10	RESPONSE TIMEOUT SELECT 1	
9	RESPONSE TIMEOUT SELECT 0	
8	GAP CHECK ENABLED	
7	BROADCAST DISABLED	
6	RT ADDRESS	
O	LATCH/TRANSPARENT	
5	RT ADDRESS 4	
4	RT ADDRESS 3	
3	RT ADDRESS 2	
2	RT ADDRESS 1	
1	RT ADDRESS 0	
0	RT ADDRESS PARITY	

TABLE 15. RT / MONITOR DATA STACK ADDRESS REGISTER (READ/WRITE 0AH)	
BIT	DESCRIPTION
15	RT / MONITOR DATA STACK ADDRESS 15
•	•
•	•
•	•
0	RT / MONITOR DATA STACK ADDRESS 0

,	TABLE 16. BC FRAME TIME	
	REMAINING	
	(READ/WRITE 0BH)	
BIT	DESCRIPTION	
1.5	BC FRAME TIME REMAINING	
15	15	
•	•	
•	•	
•	•	
0	BC FRAME TIME REMAINING 0	

Note : In Table 4-15 resolution = $100\mu s$ per LSB. In Table 17 resolution = $1\mu s$ per LSB

TABLE 17. BC MESSAGE TIME		
REMAINING REGISTER		
	(READ/WRITE 0CH)	
BIT	DESCRIPTION	
15	BC MESSAGE TIME	
13	REMAINING 15	
•	•	
•	•	
•	•	
0	BC MESSAGE TIME	
	REMAINING 0	

i labie .	lable 17 resolution = 1µs per LSB	
TABLE 18. BC FRAME TIME / RT LAST COMMAND / MT TRIGGER		
	EGISTER (READ/WRITE 0DH)	
BIT	DESCRIPTION	
15	BIT 15	
•	•	
•	•	
•	•	
0	BIT 0	

TABLE 19. RT STATUS WORD REGISTER

(READ/WRITE 0EH)

TABLE 20 .RT BIT WORD REGISTER (READ 0FH)



BIT	DESCRIPTION
15	LOGIC "0"
14	LOGIC "0"
13	LOGIC "0"
12	LOGIC "0"
11	LOGIC "0"
10	MESSAGE ERROR
9	INSTRUMENTATION
8	SERVICE REQUEST
7	RESERVED
6	RESERVED
5	RESERVED
4	BROADCAST COMMAND RECEIVED
3	BUSY
2	SSFLAG
1	DYNAMIC BUS CONTROL ACCEPT
0	TERMINAL FLAG

13	LOGIC "0"
12	LOGIC "0"
11	LOGIC "0"
10	MESSAGE ERROR
9	INSTRUMENTATION
8	SERVICE REQUEST
7	RESERVED
6	RESERVED
5	RESERVED
4	BROADCAST COMMAND
4	RECEIVED
3	BUSY
2	SSFLAG
1	DYNAMIC BUS CONTROL
1	ACCEPT
0	TERMINAL FLAG
TA	ABLE 21. CONFIGURATION
	REGISTER #6
	(READ/WRITE 18H)
BIT	DESCRIPTION
15	ENHANCED BUS
	CONTROLLER
14	ENHANCED CPU ACCESS

TA	TABLE 21. CONFIGURATION	
	REGISTER #6	
	(READ/WRITE 18H)	
BIT	DESCRIPTION	
15	ENHANCED BUS	
13	CONTROLLER	
14	ENHANCED CPU ACCESS	
	COMMAND STACK POINTER	
13	INCREMENT ON EOM (RT,	
	MT)	
12	GLOBAL CIRCULAR BUFFER	
12	ENABLE	
11	GLOBAL CIRCULAR BUFFER	
	SIZE 2	
10	GLOBAL CIRCULAR BUFFER	
	SIZE 1	
9	GLOBAL CIRCULAR BUFFER	
	SIZE 0 DISABLE INVALID	
8	MESSAGES TO INTERRUPT	
	STATUS QUEUE DISABLE VALID MESSAGES	
7	TO INTERRUPT STATUS	
'	QUEUE STATUS	
	INTERRUPT STATUS QUEUE	
6	ENABLE	
5	RT ADDRESS SOURCE	
	ENHANCED MESSAGE	
4	MONITOR	
3	RESERVED	
2	64-WORD REGISTER SPACE	

BIT	DESCRIPTION
15	TRANSMITTER TIMEOUT
14	LOOP TEST FAILURE B
13	LOOP TEST FAILURE A
12	HANDSHAKE FAILURE
11	TRANSMITTER SHUTDOWN B
10	TRANSMITTER SHUTDOWN A
9	TERMINAL FLAG INHIBITED
8	BIT TEST FAIL
7	HIGH WORD COUNT
6	LOW WORD COUNT
5	INCORRECT SYNC RECEIVED
4	PARITY / MANCHESTER ERROR
4	RECEIVED
3	RT-to-RT GAP / SYNC /
3	ADDRESS ERROR
2	RT-to-RT NO RESPONSE ERROR
1	RT-to-RT 2ND COMMAND
	WORD ERROR
0	COMMAND WORD CONTENTS
	ERROR

7	TABLE 22. CONFIGURATION	
_	REGISTER #7	
	(READ/WRITE 19H)	
BIT	DESCRIPTION	
15	MEMORY MANAGEMENT	
	BASE ADDRESS 15	
14	MEMORY MANAGEMENT BASE ADDRESS 14	
13	MEMORY MANAGEMENT BASE ADDRESS 13	
12	MEMORY MANAGEMENT BASE ADDRESS 12	
11	MEMORY MANAGEMENT BASE ADDRESS 11	
10	MEMORY MANAGEMENT BASE ADDRESS 10	
9	RESERVED	
8	RESERVED	
7	RESERVED	
6	RESERVED	
5	RESERVED	
4	RT HALT ENABLE	
3	1553B RESPONSE TIME	
2	ENHANCED TIME TAG	



1	CLOCK SELECT 1
0	CLOCK SELECT 0

TABLE 23. BC CONDITION REGISTER (READ 1BH)	
BIT	DESCRIPTION
15	LOGIC "1"
14	RETRY 1
13	RETRY 0
12	BAD MESSAGE
11	MESSAGE STATUS SET
10	GOOD BLOCK TRANSFER
9	FORMAT ERROR
8	NO RESPONSE
7	GENERAL PURPOSE FLAG 7
6	GENERAL PURPOSE FLAG 6
5	GENERAL PURPOSE FLAG 5
4	GENERAL PURPOSE FLAG 4
3	GENERAL PURPOSE FLAG 3
2	GENERAL PURPOSE FLAG 2
1	EQUAL FLAG / GENERAL PURPOSE FLAG 1
0	LESS THAN FLAG / GENERAL PURPOSE FLAG 1

TABL	TABLE 25. BIT TEST STATUS FLAG	
	REGISTER	
	(READ 1CH)	
BIT	DESCRIPTION	
15	PROTOCOL BUILT-IN TEST	
13	COMPLETE	
14	PROTOCOL BUILT-IN TEST	
14	IN-PROGRESS	
13	PROTOCOL BUILT-IN TEST PASSED	

	SYNCHRONIZE
1	ENHANCED BC WATCHDOG
	TIMER ENABLED
0	MODE CODE RESET / INCMD
	SELECT

TABLE 24. BC GENERAL PURPOSE FLAG REGISTER (WRITE 1BH)	
BIT	DESCRIPTION
15	CLEAR GENERAL PURPOSE FLAG 7
14	CLEAR GENERAL PURPOSE FLAG 6
13	CLEAR GENERAL PURPOSE FLAG 5
12	CLEAR GENERAL PURPOSE FLAG 4
11	CLEAR GENERAL PURPOSE FLAG 3
10	CLEAR GENERAL PURPOSE FLAG 2
9	CLEAR GENERAL PURPOSE FLAG 1
8	CLEAR GENERAL PURPOSE FLAG 0
7	SET GENERAL PURPOSE FLAG 7
6	SET GENERAL PURPOSE FLAG 6
5	SET GENERAL PURPOSE FLAG 5
4	SET GENERAL PURPOSE FLAG 4
3	SET GENERAL PURPOSE FLAG 3
2	SET GENERAL PURPOSE FLAG 2
1	SET GENERAL PURPOSE FLAG 1
0	SET GENERAL PURPOSE FLAG 0

TABLE 26. INTERRUPT MASK REGISTER #2 (READ/WRITE 1DH)		
BIT	DESCRIPTION	
15	NOT USED	
14	BC OP CODE PARITY ERROR	
13	RT ILLEGA COMMAND/MESSAGE M MESSAGE RECEIVED	_



12	PROTOCOL BUILT-IN TEST ABORT
11	PROTOCOL BUILT-IN-TEST COMPLETE / IN-PROGRESS
10	LOGIC "0"
9	LOGIC "0"
8	LOGIC "0"
7	RAM BUILT-IN TEST COMPLETE
6	RAM BUILT-IN TEST IN-PROGRESS
5	RAM BUILT-IN TEST IN-PASSED
4	LOGIC "0"
3	LOGIC "0"
2	LOGIC "0"
1	LOGIC "0"
0	LOGIC "0"

	GENERAL PURPOSE QUEUE /
12	INTERRUPT STATUS QUEUE
	ROLLOVER
1.1	CALL STACK POINTER
11	REGISTER ERROR
10	BC TRAP OP CODE
	RT COMMAND STACK 50%
9	ROLLOVER
8	RT CIRCULAR BUFFER 50%
٥	ROLLOVER
7	MONITOR COMMAND STACK
/	50% ROLLOVER
6	MONITOR DATA STACK 50%
0	ROLLOVER
5	ENHANCED BC IRQ3
3	ENTIANCED DE INQ3
4	ENHANCED BC IRQ2
3	ENHANCED BC IRQ1
2	ENHANCED BC IRQ0
1	BIT TEST COMPLETE
0	NOT USED

TABLE 27. INTERRUPT STATUS REGISTER #2 (READ 1EH)	
BIT	DESCRIPTION
15	MASTER INTERRUPT
14	BC OP CODE PARITY ERROR
13	RT ILLEGAL COMMAND/MESSAGE MT MESSAGE RECEIVED
12	GENERAL PURPOSE QUEUE / INTERRUPT STATUS QUEUE ROLLOVER
11	CALL STACK POINTER REGISTER ERROR
10	BC TRAP OP CODE
9	RT COMMAND STACK 50% ROLLOVER
8	RT CIRCULAR BUFFER 50% ROLLOVER
7	MONITOR COMMAND STACK 50% ROLLOVER
6	MONITOR DATA STACK 50% ROLLOVER
5	ENHANCED BC IRQ3
4	ENHANCED BC IRQ2
3	ENHANCED BC IRQ1
2	ENHANCED BC IRQ0
1	BIT TEST COMPLETE

TABLE 28. BC GENERAL PURPOSE		
QUEUE POINTER REGISTER		
RT, MT INTERRUPT STATUS		
	QUEUE POINTER REGISTER	
	(READ/WRITE1FH)	
BIT	DESCRIPTION	
15	QUEUE POINTER	BASE
13	ADDRESS 15	
14	QUEUE POINTER	BASE
17	ADDRESS 14	
	QUEUE POINTER	BASE
13	ADDRESS 13	
10	QUEUE POINTER	BASE
12	ADDRESS 12	
	QUEUE POINTER	BASE
11	ADDRESS 11	DASE
	QUEUE POINTER	BASE
10	ADDRESS 10	DITEL
	QUEUE POINTER	BASE
9	ADDRESS 9	
0	QUEUE POINTER	BASE
8	ADDRESS 8	
7	QUEUE POINTER	BASE
7	ADDRESS 7	
6	QUEUE POINTER	BASE
U	ADDRESS 6	
5	QUEUE POINTER ADDRE	ESS 5
4	QUEUE POINTER ADDRE	
3	QUEUE POINTER ADDRE	
2	QUEUE POINTER ADDRE	ESS 2
1	QUEUE POINTER ADDRE	ESS 1



0 INTERRUPT CHAIN BIT 0 QUEUE POINTER ADDRESS 0

Note: Table 29 to Table 36 are not register, but they are words stored in Ram.

TABLE 29. BC MODE BLOCK	
STATUS WORD	
BIT	DESCRIPTION
15	EOM
14	SOM
13	CHANNEL B/A
12	ERROR FLAG
11	STATUS SET
10	FORMAT ERROR
9	NO RESPONSE TIMEOUT
8	LOOP TEST FAIL
7	MASKED STATUS SET
6	RETRY COUNT 1
5	RETRY COUNT 0
4	GOOD DATA BLOCK
4	TRANSFER
2	WRONG STATUS ADDRESS /
3	NO GAP
2	WORD COUNT ERROR
1	INCORRECT SYNC TYPE
0	INVALID WORD

TABLE 30. RT MODE BLOCK		
	STATUS WORD	
BIT	DESCRIPTION	
15	EOM	
14	SOM	
13	CHANNEL B/A	
12	ERROR FLAG	
11	RT-to-RT FORMAT	
10	FORMAT ERROR	
9	NO RESPONSE TIMEOUT	
8	LOOP TEST FAIL	
7	DATA STACK ROLLOVER	
6	ILLEGAL COMMAND WORD	
5	WORD COUNT ERROR	
4	INCORRECT DATA SYNC	
3	INVALID WORD	
2	RT-to-RT GAP / SYNC /	
	ADDRESS ERROR	
1	RT-to-RT 2ND COMMAND	
1	ERROR	
0	COMMAND WORD CONTENTS	
	ERROR	

TAB	TABLE 31. 1553 COMMAND WORD	
BIT	DESCRIPTION	
15	REMOTE	TERMINAL
13	ADDRESS BIT 4	
14	REMOTE	TERMINAL
14	ADDRESS BIT 3	
13	REMOTE	TERMINAL
13	ADDRESS BIT 2	
12	REMOTE	TERMINAL
12	ADDRESS BIT 1	
11	REMOTE	TERMINAL
11	ADDRESS BIT 0	
10	TRANSMIT / REC	EIVE
9	SUBADDRESS / M	IODE BIT 4
8	SUBADDRESS / M	IODE BIT 3
7	SUBADDRESS / M	ODE BIT 2
6	SUBADDRESS / M	IODE BIT 1
5	SUBADDRESS / M	IODE BIT 0
4	DATA WORD CO	UNT / MODE
4	CODE BIT 4	
3	DATA WORD CO	UNT / MODE
3	CODE BIT 3	
2	DATA WORD CO	UNT / MODE
	CODE BIT 2	
1	DATA WORD CO	UNT / MODE

7	TABLE 32. WORD MONITOR IDENTIFICATION WORD	
BIT	DESCRIPTION	
15	GAP TIME (MSB)	
•	•	
•	•	
•	•	
•	•	
•	•	
•	•	
8	GAP TIME (LSB)	
7	WORD FLAG	
6	RT	
5	BROADCAST	
4	ERROR	
3	COMMAND /DATA	
2	CHANNEL B/A	
1	CONTIGUOUS DATA /GAP	



	CODE BIT 1
0	DATA WORD COUNT / MODE
U	CODE BIT 0

0	MODE CODE

	TABLE 33. MESSAGE MONITOR MODE BLOCK STATUS WORD							
BIT	DESCRIPTION							
15	EOM							
14	SOM							
13	CHANNEL B/A							
12	ERROR FLAG							
11	RT-to-RT FORMAT							
10	FORMAT ERROR							
9	NO RESPONSE TIMEOUT							
8	GOOD DATA BLOCK TRANSFER							
7	DATA STACK ROLLOVER							
6	RESERVED							
5	WORD COUNT ERROR							
4	INCORRECT SYNC							
3	INVALID WORD							
2	RT-to-RT GAP / SYNC / ADDRESS ERROR							
1	RT-to-RT 2ND COMMAND ERROR							
0	COMMAND WORD CONTENTS ERROR							

TA	TABLE 35. 1553B STATUS WORD							
BIT	DESCRIPTION							
15	REMOTE TERMINAL ADDRESS BIT 4							
14	REMOTE TERMINAL ADDRESS BIT 3							
13	REMOTE TERMINAL ADDRESS BIT 2							
12	REMOTE TERMINAL ADDRESS BIT 1							
11	REMOTE TERMINAL ADDRESS BIT 0							
10	MESSAGE ERROR							
9	INSTRUMENTATION							
8	SERVICE REQUEST							
7	RESERVED							
6	RESERVED							
5	RESERVED							
4	BROADCAST COMMAND RECEIVED							
3	BUSY							
2	SSFLAG							
1	DYNAMIC BUS CONTROL ACCEPTANCE							
0	TERMINAL FLAG							

	TABLE 34. RT/MONITOR INTERRUPT STATUS WORD (FOR INTERRUPT STATUS QUEUE)							
BIT	DEFINITION FOR MESSAGEINTERRUPT EVENT	DEFINITION FOR NON-MESSAGE INTERRUPT EVENT						
15	TRANSMITTER TIMEOUT	NOT USED						
14	ILLEGAL COMMAND	NOT USED						
13	MONITOR DATA STACK 50% ROLLOVER	NOT USED						
12	MONITOR DATA STACK ROLLOVER	NOT USED						
11	RT CIRCULAR BUFFER 50% ROLLOVER	NOT USED						
10	RT CIRCULAR BUFFER ROLLOVER	NOT USED						
9	MONITOR COMMAND (DESCRIPTOR) STACK 50% ROLLOVER	NOT USED						
8	MONITOR COMMAND (DESCRIPTOR) STACK ROLLOVER	NOT USED						



7	RT COMMAND (DESCRIPTOR)	NOT USED					
/	STACK 50% ROLLOVER						
6	RT COMMAND (DESCRIPTOR)	NOT USED					
U	STACK ROLLOVER						
5	HANDSHAKE FAIL	NOT USED					
4	FORMAT ERROR	TIME TAG ROLLOVER					
3	MODE CODE INTERRUPT	RT ADDRESS PARITY ERROR					
2.	SUBADDRESS CONTROL WORD	PROTOCOL SELF-TEST					
2	EOM	COMPLETE					
1	END-OF-MESSAGE (EOM)	RAM PARITY ERROR					
0	"1" FOR MESSAGE INTERRUPT EVENT						
U	"0" FOR NON-MESSAGE INTERRUPT EVENT						

NON-TEST REGISTER FUNCTION SUMMARY

A summary of the B64843RH's 24 non-test registers follows.

INTERRUPT MASK REGISTERS #1 AND #2

Interrupt Mask Registers #1 and #2 are used to enable and disable interrupt requests for various events and conditions.

CONFIGURATION REGISTERS #1 AND #2

Configuration Registers #1 and #2 are used to select the B64843RH's mode of operation, and for software control of RT Status Word bits, Active Memory Area, BC Stop-On-Error, RT Memory Management mode selection, and control of the Time Tag operation.

START/RESET REGISTER

The Start/Reset Register is used for "command" type functions such as software reset, BC/MT Start, Interrupt reset, Time Tag Reset, Time Tag Register Test, Initiate protocol self-test, Initiate RAM self-test, Clear self-test register, and Clear RT Halt. The Start/Reset Register also includes provisions for stopping the BC in its auto-repeat mode, either at the end of the current message or at the end of the current BC frame.

BC/RT COMMAND STACK REGISTER

The BC/RT Command Stack Register allows the host CPU to determine the pointer location for the current or most recent message.



BC INSTRUCTION LIST POINTER REGISTER

The BC Instruction List Pointer Register may be read to determine the current location of the Instruction List Pointer for the Enhanced BC mode.

BC CONTROL WORD/RT SUBADDRESS CONTROL WORD REGISTER

In BC mode, the BC Control Word/RT Subaddress Control Word Register allows host access to the current word or most recent BC Control Word. The BC Control Word contains bits that select the active bus and message format, enable off-line self-test, masking of Status Word bits, enable retries and interrupts, and specify MIL-STD-1553A or -1553B error handling. In RT mode, this register allows host access to the current or most recent Subaddress Control Word. The Subaddress Control Word is used to select the memory management scheme and enable interrupts for the current message.

TIME TAG REGISTER

The Time Tag Register maintains the value of a real-time clock. The resolution of this register is programmable from among 2, 4, 8, 16, 32, and 64 μ s/LSB. The Start-of-Message (SOM) and End-

of-Message (EOM) sequences in BC, RT, and Message Monitor modes cause a write of the current value of the Time Tag Register to the stack area of the RAM.

INTERRUPT STATUS REGISTERS #1 AND #2

Interrupt Status Registers #1 and #2 allow the host processor to determine the cause of an interrupt request by means of one or two read accesses. The interrupt events of the two Interrupt Status Registers are mapped to correspond to the respective bit positions in the two Interrupt Mask Registers. Interrupt Status Register #2 contains an INTERRUPT CHAIN bit, used to indicate an interrupt event from Interrupt Status Register #1.

CONFIGURATION REGISTERS #3, #4, AND #5

Configuration Registers #3, #4, and #5 are used to enable many of the B64843RH's advanced features. For BC, RT, and MT modes, use of the Enhanced Mode enables the various read-only bits in Configuration Register #1. For BC mode, Enhanced Mode features include the expanded BC Control Word and BC Block



Status Word, additional Stop-On-Error and Stop-On-Status Set functions, frame auto-repeat, programmable intermessage gap times, automatic retries, expanded Status Word Masking, and the capability to generate interrupts following the completion of any selected message. For RT mode, the Enhanced Mode features include the expanded RT Block Status Word, combined RT/Selective Message Monitor mode, automatic setting of the TERMINAL FLAG Status Word bit following a loop test failure; the double buffering scheme for individual receive (broadcast) subaddresses, and the alternate (fully software programmable) RT Status Word. For MT mode, use of the Enhanced Mode enables the Selective Message Monitor, the combined RT/Selective Monitor modes, and the monitor triggering capability.

RT/MONITOR DATA STACK ADDRESS REGISTER

The RT/Monitor Data Stack Address Register provides a read/writable indication of the last data word stored for RT or Monitor modes.

BC FRAME TIME REMAINING REGISTER

The BC Frame Time Remaining Register provides a read-only indication of the time remaining in the current BC frame. In the enhanced BC mode, this timer may be used for minor or major frame control, or as a watchdog timer for the BC message sequence control processor. The resolution of this register is $100 \, \mu s/LSB$.

BC TIME REMAINING TO NEXT MESSAGE REGISTER

The BC Time Remaining to Next Message Register provides a read-only indication of the time remaining before the start of the next message in a BC frame. In the enhanced BC mode, this timer may also be used for the BC message sequence control processor's Delay (DLY) instruction, or for minor or major frame control. The resolution of this register is 1 µs/LSB.

BC FRAME TIME/ RT LAST COMMAND /MT TRIGGER WORD REGISTER

In BC mode, this register is used to program the BC frame time, for use in the frame auto-repeat mode. The resolution of this register is $100 \,\mu\text{s}/\text{LSB}$, with a range up to 6.55 seconds. In RT mode, this register stores the current (or most previous) 1553 Command Word processed by the RT. In the Word Monitor mode, this register is used



to specify a 16-bit Trigger (Command) Word. The Trigger Word may be used to start or stop the monitor, or to generate interrupts.

BC INITIAL INSTRUCTION LIST POINTER REGISTER

The BC Initial Instruction List Pointer Register enables the host to assign the starting address for the enhanced BC Instruction List.

RT STATUS WORD REGISTER AND BIT WORD REGISTERS

The RT Status Word Register and BIT Word Registers provide read-only indications of the RT Status and BIT Words.

CONFIGURATION REGISTERS #6 AND #7:

Configuration Registers #6 and #7 are used to enable the B64843RH features. These include the Enhanced BC mode; RT Global Circular Buffer (including buffer size); the RT/MT Interrupt Status Queue, including valid/invalid message filtering; enabling a software-assigned RT address; clock frequency selection; a base address for the "non-data" portion of B64843RH memory; LSB filtering for the Synchronize (with data) time tag operations; and enabling a watchdog timer for the Enhanced BC message sequence control engine.

BC CONDITION CODE REGISTER

The BC Condition Code Register is used to enable the host processor to read the current value of the Enhanced BC Message Sequence Control Engine's condition flags.

BC GENERAL PURPOSE FLAG REGISTER

The BC General Purpose Flag Register allows the host processor to be able to set, clear, or toggle any of the Enhanced BC Message Sequence Control Engine's General Purpose condition flags.

BIT TEST STATUS REGISTER

The BIT Test Status Register is used to provide read-only access to the status of the protocol and RAM built-in self-tests (BIT).



BC GENERAL PURPOSE QUEUE POINTER

The BC General Purpose Queue Pointer provides a means for initializing the pointer for the General Purpose Queue, for the Enhanced BC mode. In addition, this register enables the host to

determine the current location of the General Purpose Queue pointer, which is incremented internally by the Enhanced BC message sequence control engine.

RT/MT INTERRUPT STATUS QUEUE POINTER

The RT/MT Interrupt Status Queue Pointer provides a means for initializing the pointer for the Interrupt Status Queue, for RT, MT, and RT/MT modes. In addition, this register enables the host to determine the current location of the Interrupt Status Queue pointer, which is incremented by the RT/MT message processor.

4.1. BUS CONTROLLER (BC) ARCHITECTURE

The BC functionality for the B64843RH includes two separate architectures: (1) the older, non-Enhanced Mode, which provides complete compatibility with the previous products; and (2) the newer, Enhanced BC mode. The Enhanced BC mode offers several new powerful architectural features. These include the incorporation of a highly autonomous BC message sequence control engine, which greatly serves to offload the operation of the host CPU.

The Enhanced BC's message sequence control engine provides a high degree of flexibility for implementing major and minor frame scheduling; capabilities for inserting asynchronous messages in the middle of a frame; to separate 1553 message data from control/status data for the purpose of implementing double buffering and performing bulk data transfers; for implementing message retry schemes, including the capability for automatic bus channel switchover for failed messages; and for reporting various conditions to the host processor by means of four user-defined interrupts and a general purpose queue.

In both the non-Enhanced and Enhanced BC modes, the BC implements all MIL-STD-1553B message formats. Message format is programmable on a message-by-message basis by means of the BC Control Word and the T/R bit of the Command Word for the respective message. The BC Control Word allows 1553 message format, 1553A/B type RT, bus channel, self-test, and Status Word masking to



be specified on an individual message basis. In addition, automatic retries and/or interrupt requests may be enabled or disabled for individual messages. The BC performs all error checking required by MIL-STD-1553B. This includes validation of response time, sync type and sync encoding, Manchester II encoding, parity, bit count, word count, Status Word RT Address field, and various RT-to-RT transfer errors. The B64843RH BC response timeout value is programmable with choices of 18, 22, 50, and 130 μ s. The longer response timeout values allow for operation over long buses and/or the use of repeaters.

In its non-Enhanced Mode, the B64843RH may be programmed to process BC frames of up to 512 messages with no processor intervention. In the Enhanced BC mode, there is no explicit limit to the number of messages that may be processed in a frame. In both modes, it is possible to program for either single frame or frame auto-repeat operation. In the auto-repeat mode, the frame repetition rate may be controlled either internally, using a programmable BC frame timer, or from an external trigger input.

ENHANCED BC MODE: MESSAGE SEQUENCE CONTROL

One of the major new architectural features of the B64843RH is its advanced capability for BC message sequence control. The B64843RH supports highly autonomous BC operation, which greatly offloads the operation of the host processor.

The operation of the B64843RH's message sequence control engine is illustrated in FIGURE 2. The BC message sequence control involves an instruction list pointer register; an instruction list which contains multiple 2-word entries; a message control/status stack, which contains multiple 8-word or 10-word descriptors; and data blocks for individual messages.

The initial value of the instruction list pointer register is initialized by the host processor (via Register 0D), and is incremented by the BC message sequence processor (host readable via Register 03). During operation, the message sequence control processor fetches the operation referenced by the instruction list pointer register from the instruction lis

Note that:

the pointer parameter referencing the first word of a message's control/status block (the BC Control Word) must contain an address value that is **modulo 8**. Also, note that if the message is an RT-to-RT transfer, the pointer parameter must contain an



address value that is **modulo 16**.




Figure 2. BC MESSAGE SEQUENCE CONTROL

OP CODES

The instruction list pointer register references a pair of words in the BC instruction list: an op code word, followed by a parameter word. The format of the op code word, which is illustrated in FIGURE 3, includes a 5-bit op code field and a 5-bit condition code field. The op code identifies the instruction to be executed by the BC message sequence controller.

	_	-														
Ī	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Odd Parity	OpCode Field					0	1	0	1	0	(Conditi	on Coo	de Fiel	d

FIGURE 3. BC OP CODE FORMAT

Most of the operations are conditional, with execution dependent on the contents of the condition code field. Bits 3-0 of the condition code field identifies a particular condition. Bit 4 of the condition code field identifies the logic sense ("1" or "0") of the selected condition code on which the conditional execution is dependent. TABLE 36 lists all the op codes, along with their respective mnemonic, code value, parameter, and description. TABLE 37 defines all the condition codes.

TABLE 36. BC OPERATIONS FOR MESSAGE SEQUENCE CONTROL						
INSTRU CTION	MNEM ONIC	OP COD E (HEX	PARAME TER	CONDITIONAL OR UNCONDITIO NAL	DESCRIPTION	
Execute	XEQ	0001	Message	Conditional	Executes the message at the specified Message	



		1		ijing Microelectronics Technology	anness coder
Message			Control / Status Block Address	(See Note)	Control/Status Block Address if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Jump	JMP	0002	Instruction List Address	Conditional	Jump to the OpCode specified in the Instruction List if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Subroutin e Call	CAL	0003	Instruction List Address	Conditional	Jump to the OpCode specified by the Instruction List Address and push the Address of the Next OpCode on the Call Stack if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list. Note that the maximum depth of the subroutine call stack is four.
Subroutin e Return	RTN	0004	Not Used(Don't Care)	Conditional	Return to the OpCode popped off the Call Stack if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Interrupt Request	IRQ	0006	Interrupt Bit Pattern in 4 LS bits	Conditional	Generate an interrupt if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list. The passed parameter (Interrupt Bit Pattern) specifies which of the ENHANCED BC IRQ bit(s) (bits 5-2) will be set in Interrupt Status Register #2. Only the four LSBs of the passed parameter are used. A parameter where the four LSBs are logic "0" will not generate an interrupt.
Halt	HLT	0007	Not Used(Don't Care)	Conditional	Stop execution of the Message Sequence Control Program until a new BC Start is issued by the host if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Delay	DLY	0008	Delay Time Value(Resol ution = 1µS / LSB)	Conditional	Delay the time specified by the Time parameter before executing the next OpCode if the condition flag tests TRUE, otherwise continue execution at the next OpCode without delay. The delay generated will use the Time to Next Message Timer.
Wait Until Frame Timer = 0	WFT	0009	Not Used(Don't Care)	Conditional	Wait until Frame Time counter is equal to Zero before continuing execution of the Message Sequence Control Program if the condition flag tests TRUE, otherwise continue execution at the next OpCode without delay.
Compare to Frame Timer	CFT	000A	Delay Time Value (Resolution = 100µS / LSB)	Unconditional	Compare Time Value to Frame Time Counter. The LT/GP0 and EQ/GP1 flag bits are set or cleared based on the results of the compare. If the value of the CFT's parameter is less than the value of the frame time counter, then the LT/GP0 and NE/GP1_flags will be set, while the GT-EQ/GP0 and EQ/GP1 flags will be cleared. If the value of the CFT's parameter is equal to the value of the frame time counter, then the GT-EQ/GP0_and EQ/GP1_flags will be set, while the LT/GP0 and NE/GP1_flags will be cleared. If the value of the CFT's parameter is greater than the current value of the frame time



			1		
					counter, then the GT-EQ/ <u>GP0</u> and NE/ <u>GP1</u> flags will be set, while the LT/GP0 and EQ/GP1 flags will be cleared.
Compare to Message Tim	СМТ	000B	Delay Time Value (Resolution = 1µS / LSB)	Unconditional	Compare Time Value to Message Time Counter. The LT/GP0 and EQ/GP1 flag bits are set or cleared based on the results of the compare. If the value of the CMT's parameter is less than the value of the message time counter, then the LT/GP0 and NE/GP1 flags will be set, while the GT-EQ/GP0 and EQ/GP1 flags will be cleared. If the value of the CMT's parameter is equal to the value of the message time counter, then the GT-EQ/GP0 and EQ/GP1 flags will be set, while the LT/GP0 and NE/GP1 flags will be set, while the LT/GP0 and NE/GP1 flags will be cleared. If the value of the CMT's parameter is greater than the current value of the message time counter, then the GT-EQ/GP0 and NE/GP1 flags will be set, while the LT/GP0 and EQ/GP1 flags will be set, while the LT/GP0 and EQ/GP1 flags will be cleared.
GP Flag Bits	FLG	000C	Used to set, clear, or toggle GP(General Purpose)Fla g bits(See description)	Unconditional	Used to set, toggle, or clear any or all of the eight general purpose flags. The table below illustrates the use of the GP Flag Bits instruction for the case of GP0 (General Purpose Flag 0). Bits 1 and 9 of the parameter byte affect flag GP1, bits 2 and 10 effect GP2, etc., according to the following rules: Bit 8
Load Time Tag Counter	LTT	000D	Time Value. Resolution (μs/LSB) is defined by bits 9, 8, and 7 of Configurati on Register #2.	Conditional	Load Time Tag Counter with Time Value if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Load Frame Timer	LFT	000E	Time Value (resolution = 100 μs/LSB)=10 0us/LSB)	Conditional	Load Frame Timer Register with the Time Value parameter if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Start Frame Timer	SFT	000F	Not Used (Don't Care)	Conditional	Start Frame Time Counter with Time Value in Time Frame register if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Push Time Tag Register	PTT	0010	Not Used (Don't Care)	Conditional	Push the value of the Time Tag Register on the General Purpose Queue if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Push Block	PBS	0011	Not Used (Don't Care)	Conditional	Push the Block Status Word for the most recent message on the General Purpose Queue if the



Status Word					condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Push Immediate Value	PSI	0012	Immediate Value	Conditional	Push Immediate data on the General Purpose Queue if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Push Indirect	PSM	0013	Memory Address	Conditional	Push the data stored at the specified memory location on the General Purpose Queue if the condition flag tests TRUE, otherwise continue execution at the next OpCode in the instruction list.
Wait for External Trigger	WTG	0014	Not Used (Don't Care)	Conditional	Wait for a logic "0"-to-logic "1" transition on the EXT_TRIG input signal before proceeding to the next OpCode in the instruction list if the condition flag tests TRUE, otherwise continue execution at the next OpCode without delay.
Execute and Flip	XQF	0015	Message Control / Status Block Address	Unconditional	Execute (unconditionally) the message referenced by the Message Control/Status Block Address. Following the processing of this message, if the condition flag tests TRUE, the BC will toggle bit 4 in the Message Control/Status Block Address, and store the new Message Block Address as the updated value of the parameter following the XQF instruction code. As a result, the next time that this line in the instruction list is executed, the Message Control/Status Block at the updated address (old address XOR 0010h), rather than the old address, will be processed. If the condition flag tests FALSE, the value of the Message Control/Status Block Address parameter will not change.

		ONDITION CODES	
BIT CODE	NAME(BIT 4 = 0)	INVERSE(BIT 4 = 1)	FUNCTIONAL DESCRIPTION
0	LT/GP0	GT — EQ/GP0	Less than or GP0 flag. This bit is set or cleared based on the results of the compare. If the value of the CMT's parameter is less than the value of the message time counter, then the LT/GP0 and NE/ GP1 flags will be set, while the GT-EQ/GP0_and EQ/GP1 flags will be cleared. If the value of the CMT's parameter is equal to the value of the message time counter, then the GT-EQ/GP0_and EQ/GP1 flags will be set, while the LT/GP0 and NE/GP1_flags will be cleared. If the value of the CMT's parameter is greater than the current value of the message time counter, then the GT-EQ/GP0_and NE/GP1_flags will be set, while the LT/GP0 and EQ/GP1 flags will be set, while the LT/GP0 and EQ/GP1 flags will be cleared. Also, General Purpose Flag 1 may be also be set or cleared by a FLG operation.
1	EQ/GP1	NE/GP1	Equal Flag. This bit is set or cleared after CFT or CMT operation. If the value of the CMT's parameter is equal to the value of the message time counter, then the EQ/GP1
			flag will be set and the NEGP1_bit will be cleared. If the value of the CMT's parameter is not equal to the value of



	_	中国順大 beijing wild beleet to	1 M
			the message time counter, then the NE/GP1_flag will be set and the EQ/GP1bit will be cleared. Also, General Purpose Flag 1 may be also be set or cleared by a FLG operation.
2 3 4 5 6 7	GP2 GP3 GP4 GP5 GP6 GP7	GP2 GP3 GP4 GP5 GP6 GP7	General Purpose Flags may be set, cleared, or toggled by a FLG operation. The host processor can set, clear, or toggle these flags in the same way as the FLG instruction by means of the BC GENERAL PURPOSE FLAG REGISTER.
8	NORESP	RESP	NORESP indicates that an RT has either not responded or has responded later than the BC No Response Timeout time. The B64843RH's No Response Timeout Time is defined per MIL-STD-1553B as the time from the mid-bit crossing of the parity bit of the last word transmitted by the BC to the mid-sync crossing of the RT Status Word. The value of the No Response Timeout value is programmable from among the nominal values 18.5, 22.5, 50.5, and 130 μs (± 1 μs) by means of bits 10 and 9 of Configuration Register #5.
9	FMT ERR	FMT ERR	FMT ERR indicates that the received portion of the most recent message contained one or more violations of the 1553 message validation criteria (sync, encoding, parity, bit count, word count, etc.), or the RT's status word received from a responding RT contained an incorrect RT address field.
A	GD BLK XFER	GD BLK XFER	For the most recent message, GD BLK XFER will be set to logic "1" following completion of a valid (error-free) RT-to-BC transfer, RT-to-RT transfer, or transmit mode code with data message. This bit is set to logic "0" following an invalid message. GOOD DATA BLOCK TRANSFER is always logic "0" following a BC-to-RT transfer, a mode code with data, or a mode code without data. The Loop Test has no effect on GOOD DATA BLOCK TRANSFER. GOOD DATA BLOCK TRANSFER may be used to determine if the transmitting portion of an RT-to-RT transfer was error free.
В	MASKED STATUS BIT	MASKED STATUS BIT	Indicates that one or both of the following conditions have occurred for the most recent message: (1) If one (or more) of the Status Mask bits (14 through 9) in the BC Control Word is logic "0" and the corresponding bit(s) is (are) set (logic "1") in the received RT Status Word. In the case of the RESERVED BITS MASK (bit 9) set to logic "0," any or all of the 3 Reserved Status Word bits being set will result in a MASKED STATUS SET condition; and/or (2) If BROADCAST MASK ENABLED/XOR (bit 11 of Configuration Register #4) is logic "1" and the MASK BROADCAST bit of the message's BC Control Word is logic "0" and the BROADCAST COMMAND RECEIVED bit in the received RT Status Word is logic "1."
С	BAD MESSAGE	GOOD MESSAGE	BAD MESSAGE indicates either a format error, loop test fail, or no response error for the most recent message. Note that a "Status Set" condition has no effect on the "BAD MESSAGE/GOOD MESSAGE" condition code.



D E	RETRY 0 RETRY 1	RETRY 0 RETRY1	These two bits reflect the retry status of the most recent message. The number of times that the message was retried is delineated by these two bits as shown below: RETRY COUNT 1 RETRY COUNT 0 Number of (bit 14) (bit 13) Message Retries		
			0	0	0
			0	1	1
			1	0	N/A
			1	1	2
F	ALWAYS	NEVER	The ALWAYS flag should be set (bit $4 = 0$) to designate an		
			instruction as unconditional. The NEVER bit (bit $4 = 1$) can		
			be used to implement a NOP or "skip" instruction.		

Eight of the condition codes (8 through F) are set or cleared as the result of the most recent message. The other eight are defined as "General Purpose" condition codes GP0 through GP7. There are three mechanisms for programming the values of the General Purpose Condition Code bits: (1) They may be set, cleared, or toggled by the host processor, by means of the BC GENERAL PURPOSE FLAG REGISTER; (2) they may be set, cleared, or toggled by the BC message sequence control processor, by means of the GP Flag Bits (FLG) instruction; and (3) GP0 and GP1 only (but none of the others) may be set or cleared by means of the BC message sequence control processor's Compare Frame Timer (CFT) or Compare Message Timer (CMT) instructions.

The host processor also has read-only access to the BC condition codes by means of the BC CONDITION CODE REGISTER.

Note that:

Four (4) instructions are unconditional. These are Compare to Frame Timer (CFT), Compare to Message Timer (CMT), GP Flag Bits (FLG), and Execute and Flip (XQF). For these instructions, the Condition Code Field is "don't care". That is, these instructions are always executed, regardless of the result of the condition code test.

All of the other instructions are conditional. That is, they will only be executed if the condition code specified by the condition code field in the op code word tests true. If the condition code field tests false, the instruction list pointer will skip down to the next instruction.

As shown in TABLE 36, many of the operations include a single-word parameter. For an XEQ (execute message) operation, the parameter is a pointer to the start of the message's Control / Status block. For other operations, the parameter may be an



address, a time value, an interrupt pattern, a mechanism to set or clear general purpose flag bits, or an immediate value. For several op codes, the parameter is "don't care" (not used).

As described above, some of the op codes will cause the message sequence control processor to execute messages. In this case, the parameter references the first word of a message Control/Status block. With the exception of RT-to-RT transfer messages, all message status/control blocks are eight words long: a block control word, time-to-next-message parameter, data block pointer, command word, status word, loopback word, block status word, and time tag word.

In the case of an RT-to-RT transfer message, the size of the message control/status block increases to 16 words. However, in this case, the last six words are not used; the ninth and tenth words are for the second command word and second status word.

The third word in the message control/status block is a pointer that references the first word of the message's data word block. Note that the data word block stores only data words, which are to be either transmitted or received by the BC. By segregating data words from command words, status words, and other control and "housekeeping" functions, this architecture enables the use of convenient, usable data structures, such as circular buffers and double buffers.

Other operations support program flow control; i.e., jump and call capability. The call capability includes maintenance of a call stack which supports a maximum of four (4) entries; there is also a return instruction. In the case of a call stack overrun or underrun, the BC will issue a CALL STACK POINTER REGISTER ERROR interrupt, if enabled.

Other op codes may be used to delay for a specified time; start a new BC frame; wait for an external trigger to start a new frame; perform comparisons based on frame time and time-to-next message; load the time tag or frame time registers; halt; and issue host interrupts. In the case of host interrupts, the message control processor passes a 4-bit user-defined interrupt vector to the host, by means of the B64843RH's Interrupt Status Register.

The purpose of the FLG instruction is to enable the message sequence controller to set, clear, or toggle the value(s) of any or all of the eight general purpose condition flags.

The op code parity bit encompasses all sixteen bits of the op code word. This bit



must be programmed for odd parity. If the message sequence control processor fetches an undefined op code word, an op code word with even parity, or bits 9-5 of an op code word do not have a binary pattern of 01010, the message sequence control processor will immediately halt the BC's operation. In addition, if enabled, a BC TRAP OP CODE interrupt will be issued. Also, if enabled, a parity error will result in an OP CODE PARITY ERROR interrupt. TABLE 37 describes the Condition Codes.

BC MESSAGE SEQUENCE CONTROL

The B64843RH BC message sequence control capability enables a high degree of offloading of the host processor. This includes using the various timing functions to enable autonomous structuring of major and minor frames. In addition, by implementing conditional jumps and subroutine calls, the message sequence control processor greatly simplifies the insertion of asynchronous, or "out-of-band" messages.

EXECUTE AND FLIP OPERATION

The B64843RH BC's XQF, or "Execute and Flip" operation, provides some unique capabilities. Following execution of this unconditional instruction, if the condition code tests TRUE, the BC will modify the value of the current XQF instruction's pointer parameter by toggling bit 4 of the pointer. That is, if the selected condition flag tests true, the value of the parameter will be updated to the value = old address XOR 0010h. As a result, the next time that this line in the instruction list is executed, the Message Control/Status Block at the updated address (old address XOR 0010h) will be processed, rather than the one at the old address. The operation of the XQF instruction is illustrated in FIGURE 4.

There are multiple ways of utilizing the "execute and flip" instruction. One is to facilitate the implementation of a double buffering data scheme for individual messages. This allows the message sequence control processor to "ping-pong" between a pair of data buffers for a particular message. By doing so, the host processor can access one of the two Data Word blocks, while the BC reads or writes the alternate Data Word block.

A second application of the "execute and flip" capability is in conjunction with message retries. This allows the BC to not only switch buses when retrying a failed message, but to automatically switch buses permanently for all future times that the same message is to be processed. This not only provides a high degree of autonomy



from the host CPU, but saves BC bandwidth, by eliminating the need for future attempts to process messages on an RT's failed channel.




FIGURE 4. EXECUTE and FLIP (XQF) OPERATION GENERAL PURPOSE OUEUE

The B64843RH BC allows for the creation of a general purpose queue. This data structure provides a means for the message sequence processor to convey information to the BC host. The BC op code repertoire provides mechanisms to push various items on this queue. These include the contents of the Time Tag Register, the Block Status Word for the most recent message, an immediate data value, or the contents of a specified memory address.

FIGURE 5 illustrates the operation of the BC General Purpose Queue. Note that the BC General Purpose Queue Pointer Register will always point to the next address location (modulo 64); that is, the location following the last location written by the BC message sequence control engine.

If enabled, a BC GENERAL PURPOSE QUEUE ROLLOVER interrupt will be issued when the value of the queue pointer address rolls over at a 64-word boundary. The rollover will always occur at a modulo 64 address.






FIGURE 5. BC GENERAL PURPOSE QUEUE

4.2. REMOTE TERMINAL (RT) ARCHITECTURE

The B64843RH's RT architecture provides multiprotocol support, with full compliance to all of the commonly used data bus standards, including MIL-STD-1553A, MIL-STD-1553B Notice 2, STANAG 3838, General Dynamics 16PP303, and McAir A3818, A5232, and A5690. For the RT mode, there is programmable flexibility enabling the RT to be configured to fulfill any set of system requirements. This includes the capability to meet the MIL-STD-1553A response time requirement of 2 to 5 μ s, and multiple options for mode code subaddresses, mode codes, RT status word, and RT BIT word.

The B64843RH RT protocol design implements all of the MIL-STD-1553B message formats and dual redundant mode codes. The design has passed validation testing for MIL-STD-1553B compliance. The RT performs comprehensive error checking including word and format validation, and checks for various RT-to-RT transfer errors. One of the main features of the RT is its choice of memory management options. These include single buffering by subaddress, double buffering for individual receive subaddresses, circular buffering by individual subaddresses, and global circular buffering for multiple (or all) subaddresses.

Other features of the B64843RH RT include a set of interrupt conditions, a flexible status queue with filtering based on valid and/or invalid messages, flexible command illegalization, programmable busy by subaddress, multiple options on time



tagging, and an "auto-boot" feature which allows the RT to initialize as an online RT with the busy bit set following power turn-on.

RT MEMORY ORGANIZATION

TABLE 38 illustrates a typical memory map for an B64843RH RT with 4K RAM. The two Stack Pointers reside in fixed locations in the shared RAM address space: address 0100 (hex) for the Area A Stack Pointer and address 0104 for the Area B Stack Pointer. In addition to the Stack Pointer, there are several other areas of the shared RAM address space that are designated as fixed locations (all shown in bold). These are for the Area A and Area B lookup tables, the illegalization lookup table, the busy lookup table, and the mode code data tables.

TABLE 38. TYPICAL RT MEMORY				
MAP (SHOWN FOR 4K RAM)				
ADDRESS(HEX)	DESCRIPTION			
0000-00FF	Stack A			
0100	Stack Pointer A			
0101	Global Circular Buffer A			
	Pointer			
0102-0103	RESERVED			
0104	Stack Pointer B			
0105	Global Circular Buffer B			
	Pointer			
0106-0107	RESERVED			
0108-010F	Mode Code Selective			
	Interrupt Table			
0110-013F	Mode Code Data			
0140-01BF	Lookup Table A			
01C0-023F	Lookup Table B			
0240-0247	Busy Bit Lookup Table			
0248-025F	(not used)			
0260-027F	Data Block 0			
0280-02FF	Data Block 1-4			
0300-03FF	Command Illegalizing			
	Table			
0400-041F	Data Block 5			
0420-043F	Data Block 6			
•	•			
•	•			
•	•			
0FE0-0FFF	Data Block 100			

The RT lookup tables (reference TABLE 39) provide a mechanism for allocating data blocks for individual transmit, receive, or broadcast subaddresses. The RT lookup tables include subaddress control words as well as the individual data block pointers.



If command illegalization is used, address range 0300-03FF is used for command illegalizing. The descriptor stack RAM area, as well as the individual data blocks, may be located in any of the non-fixed areas in the shared RAM address space.

TABLE 39. RT LOOK-UP TABLES						
AREA A	AREA B	COMMENT				
0140-015F	01C0-01DF	Receive (/Broadcast) Lookup Pointer				
		Table				
0160-017F	01E0-01FF	Transmit Lookup Pointer Table				
0180-019F	0200-021F	Broadcast Lookup Pointer Table				
		(Optional)				
01A0-01BF	0220-023F	Subaddress Control Word Lookup				
		Table (Optional)				

Note that in TABLE 38, there is no area allocated for "Stack B". This is shown for purpose of simplicity of illustration. Also, note that in TABLE 38, the allocated area for the RT command stack is 256 words. However, larger stack sizes are possible. That is, the RT command stack size may be programmed for **256** words (64 messages), 512, 1024, or 2048 words (512 messages) by means of bits 14 and 13 of Configuration Register 3.

RT MEMORY MANAGEMENT

The B64843RH provides a variety of RT memory management capabilities. The choice of memory management scheme is fully programmable on a transmit/receive/broadcast subaddress basis.

In compliance with MIL-STD-1553B Notice 2, received data from broadcast messages may be optionally separated from non-broadcast received data. For each transmit, receive or broadcast

subaddress, either a single-message data block, a double buffered configuration (two alternating Data Word blocks), or a variable-sized (128 to 8192 words) subaddress circular buffer may be allocated for data storage. The memory management scheme for individual subaddresses is designated by means of the subaddress control word (reference TABLE 40).

TABLE 40. RT SUBADDRESS CONTROL WORD - MEMORY					
MANAGEMENT OPTIONS					
DOUBLE-BUFFER ED OR GLOBAL CIRCULAR	SUBADDRESS CONTROL WORD BITS			MEMORY MANAGEMENT SUBADDRES BUFFER SCHEME DESCRIPTION	
BUFFER (bit 15)	M M2	MM1	MM0	BUFFER SCHENIE DESCRIPTION	



0	0	0	0	Single Message				
1	0	0	0	For Receive or Broa	adcast: Double Buffered			
1	U	U	U	For Transmit:	Single Message			
0	0	0	1	128-Word				
0	0	1	0	256-Word				
0	0	1	1	512-Word	Subaddress - specific			
0	1	0	0	1024-Word	circular buffer of specified			
0	1	0	1	2048-Word	size.			
0	1	1	0	4096-Word				
0	1	1	1	8192-Word				
1	1	1	1	(for receive and / or broadcast subaddresse only) Global Circular Buffer: The buffer size i specified by Configuration Register #6, bit 11-9. The pointer to the global circular buffer i stored at address 0101 (for Area A) or addres 0105 (for Area B)				

For received data, there is also a global circular buffer mode. In this configuration, the data words received from multiple (or all) subaddresses are stored in a common circular buffer structure. Like the subaddress circular buffer, the size of the global circular buffer is programmable, with a range of 128 to 8192 data words.

The double buffering feature provides a means for the host processor to easily access the most recent, complete received block of valid Data Words for any given subaddress. In addition to helping ensure data sample consistency, the circular buffer options provide a means for greatly reducing host processor overhead for multi-message bulk data transfer applications.

End-of-message interrupts may be enabled either globally (following all messages), following error messages, on a transmit/receive/broadcast subaddress or mode code basis, or when a circular buffer reaches its midpoint (50% boundary) or lower (100%) boundary. A pair of interrupt status registers allow the host processor to determine the cause of all interrupts by means of a single read operation.

SINGLE BUFFERED MODE

The operation of the single buffered RT mode is illustrated in FIGURE 6. In the single buffered mode, the respective lookup table entry must be written by the host processor. Received data words are written to, or transmitted data words are read from the data word block with starting address referenced by the lookup table pointer. In the single buffered mode, the current lookup table pointer is not updated by the B64843RH memory management logic. Therefore, if a subsequent message is received for the same subaddress, the same Data Word block will be overwritten or



overread.




FIGURE 6. RT SINGLE BUFFERED MODE

SUBADDRESS DOUBLE BUFFERING MODE

The B64843RH RT provides a double buffering mechanism for received data, that may be selected on an individual subaddress basis for any or all receive (and/or broadcast) subaddresses. This is illustrated in FIGURE 7. It should be noted that the Subaddress Double Buffering mode is applicable for receive data only, not for transmit data. Double buffering of transmit messages may be easily implemented by software techniques.

The purpose of the subaddress double buffering mode is to provide data sample consistency to the host processor. This is accomplished by allocating two 32-word data word blocks for each individual receive (and/or broadcast receive) subaddress. At any given time, one of the blocks will be designated as the "active" 1553 block while the other will be considered as "inactive". The data words for the next receive command to that subaddress will be stored in the active block. Following receipt of a valid message, the B64843RH will automatically switch the active and inactive blocks for that subaddress. As a result, the latest, valid, complete data block is always accessible to the host processor.






FIGURE 7. RT DOUBLE BUFFERED MODE

CIRCULAR BUFFER MODE

The operation of the B64843RH's circular buffer RT memory management mode is illustrated in FIGURE 8. As in the single buffered and double buffered modes, the individual lookup table entries are initially loaded by the host processor. At the start of each message, the lookup table entry is stored in the third position of the respective message block descriptor in the descriptor stack area of RAM. Receive or transmit data words are transferred to (from) the circular buffer, starting at the location referenced by the lookup table pointer.

In general, the location after the last data word written or read (modulo the circular buffer size) during the message is written to the respective lookup table location during the end-of-message sequence. By so doing, data for the next message for the respective transmit, receive(/broadcast), or broadcast subaddress will be accessed from the next lower contiguous block of locations in the circular buffer.

For the case of a receive (or broadcast receive) message with a data word error, there is an option such that the lookup table pointer will only be updated following receipt of a valid message. That is, the pointer will not be updated following receipt of a message with an error in a data word. This allows failed messages in a bulk data transfer to be retried without disrupting the circular buffer data structure, and without intervention by the RT's host processor.

GLOBAL CIRCULAR BUFFER

Beyond the programmable choice of single buffer mode, double buffer mode, or




circular buffer mode, programmable on an individual subaddress basis, the B64843RH RT architecture provides an additional option, a variable sized global circular buffer. The B64843RH RT allows for a mix of single buffered, double buffered, and individually circular buffered subaddresses, along with the use of the global double buffer for any arbitrary group of receive(/broadcast) or broadcast subaddresses.

In the global circular buffer mode, the data for multiple receive subaddresses is stored in the same circular buffer data structure. The size of the global circular buffer may be programmed for 128, 256, 512, 1024, 2048, 4096, or 8192 words, by means of bits 11, 10, and 9 of Configuration Register #6. As shown in TABLE 40, individual subaddresses may be mapped to the global circular buffer by means of their respective subaddress control words.

The pointer to the Global Circular Buffer will be stored in location 0101 (for Area A), or location 0105 (for Area B).

The global circular buffer option provides a highly efficient method for storing received message data. It allows for frequently used subaddresses to be mapped to individual data blocks, while also providing a method for asynchronously received messages to infrequently used subaddresses to be logged to a common area. Alternatively, the global circular buffer provides an efficient means for storing the received data words for all subaddresses. Under this method, all received data words are stored chronologically, regardless of subaddress.



Notes:

- 1. TX/RS/BCST_SA look-up table entry is updated following valid receive (broadcast) message or following completion of transmit message
- 2. For the Global Circular Buffer Mode, the pointer is read from and re-written to Address 0101 (for Area A)or



Address 0105 (for Area B).

FIGURE 8. RT CIRCULAR BUFFERED MODE

RT DESCRIPTOR STACK

The descriptor stack provides a chronology of all messages processed by the B64843RH RT. Reference FIGURES 6, 7, and 8. Similar to BC mode, there is a four-word block descriptor in the Stack for each message processed. The four entries to each block descriptor are the Block Status Word, Time Tag Word, the pointer to the start of the message's data block, and the 16-bit received Command Word.

The RT Block Status Word includes indications of whether a particular message is ongoing or has been completed, what bus channel it was received on, indications of illegal commands, and flags denoting various message error conditions. For the double buffering, subaddress circular buffering, and global circular buffering modes, the data block pointer may be used for locating the data blocks for specific messages. Note that for mode code commands, there is an option to store the transmitted or received data word as the third word of the descriptor, in place of the data block pointer.

The Time Tag Word provides a 16-bit indication of relative time for individual messages. The resolution of the B64843RH's time tag is programmable from among 2, 4, 8, 16, 32, or 64 µs/LSB. There is also a provision for using an external clock input for the time tag. If enabled, there is a time tag rollover interrupt, which is issued when the value of the time tag rolls over from FFFF(hex) to 0. Other time tag options include the capabilities to clear the time tag register following receipt of a Synchronize (without data) mode command and/or to set the time tag following receipt of a Synchronize (with data) mode command. For the latter, there is an added option to filter the "set" capability based on the LSB of the received data word being equal to logic "0".

RT INTERRUPTS

The B64843RH offers a great deal of flexibility in terms of RT interrupt processing. By means of the B64843RH's two Interrupt Mask Registers, the RT may be programmed to issue interrupt requests for the following events/conditions: End-of-(every)Message, Message Error, Selected (transmit or receive) Subaddress, 100% Circular Buffer Rollover, 50% Circular Buffer Rollover, 100% Descriptor Stack



Rollover, 50% Descriptor Stack Rollover, Selected Mode Code, Transmitter Timeout, Illegal Command, and Interrupt Status Queue Rollover.

Interrupts for 50% Rollovers of Stacks and Circular Buffers. The B4843 RT and Monitor are capable of issuing host interrupts when a subaddress circular buffer pointer or stack pointer crosses its mid-point boundary. For RT circular buffers, this is applicable for both transmit and receive subaddresses. Reference FIGURE 9. There are four interrupt mask and interrupt status register bits associated with the 50% rollover function:

RT circular buffer;

RT command (descriptor) stack;

Monitor command (descriptor) stack; and

Monitor data stack.




FIGURE 9. 50% and 100% ROLLOVER INTERRUPTS

The 50% rollover interrupt is beneficial for performing bulk data transfers. For example, when using circular buffering for a particular receive subaddress, the 50% rollover interrupt will inform the host processor when the circular buffer is half full. At that time, the host may proceed to read the received data words in the upper half of the buffer, while the B64843RH RT writes received data words to the lower half of the circular buffer. Later, when the RT issues a 100% circular buffer rollover interrupt, the host can proceed to read the received data from the lower half of the buffer, while



the B64843RH RT continues to write received data words to the upper half of the buffer.

Interrupt status queue. The B64843RH RT, Monitor, and combined RT/Monitor modes include the capability for generating an interrupt status queue. As illustrated in FIGURE 10, this provides a chronological history of interrupt generating events and conditions. In addition to the Interrupt Mask Register, the Interrupt Status Queue provides additional filtering capability, such that only valid messages and/or only invalid messages may result in the creation of an entry to the Interrupt Status Queue. Queue entries for invalid and/or valid messages may be disabled by means of bits 8 and 7 of configuration register #6.




FIGURE 10. RT (and MONITOR) INTERRUPT STATUS QUEUE (shown for message Interrupt event)

The interrupt status queue is 64 words deep, providing the capability to store entries for up to 32 messages. These events and conditions include both message-related and non-message related events. Note that the Interrupt Vector Queue Pointer Register will always point to the next location (modulo 64) following the last vector/pointer pair written by the B64843RH RT.

The pointer to the Interrupt Status Queue is stored in the INTERRUPT VECTOR QUEUE POINTER REGISTER (register address 1F). This register must be initialized by the host, and is subsequently incremented by the RT message processor. The interrupt status queue is 64 words deep, providing the capability to store entries for up to 32 messages.

The queue rolls over at addresses of modulo 64. The events that result in queue



entries include both message-related and non-message-related events. Note that the Interrupt Vector Queue Pointer Register will always point to the next location (modulo 64) **following** the last vector/pointer pair written by the B64843RH RT, Monitor, or RT/Monitor.

Each event that causes an interrupt results in a two-word entry to be written to the queue. The first word of the entry is the interrupt vector. The vector indicates which interrupt event(s)/condition(s) caused the interrupt.

The interrupt events are classified into two categories: message interrupt events and non-message interrupt events. Message-based interrupt events include End-of-Message, Selected mode code, Format error, Subaddress control word interrupt, RT Circular buffer Rollover, Handshake failure, RT Command stack rollover, transmitter timeout, MT Data Stack rollover, MT Command Stack rollover, RT Command Stack 50% rollover, MT Data Stack 50% rollover, MT Command Stack 50% rollover, and RT Circular buffer 50% rollover. Non-message interrupt events/conditions include time tag rollover, RT address parity error, RAM parity error, and BIT completed.

Bit 0 of the interrupt vector (interrupt status) word indicates whether the entry is for a message interrupt event (if bit 0 is logic "1") or a non-message interrupt event (if bit 0 is logic "0"). It is not possible for one entry on the queue to indicate both a message interrupt and a non-message interrupt.

As illustrated in FIGURE 10, for a message interrupt event, the parameter word is a pointer. The pointer will reference the first word of the RT or MT command stack descriptor (i.e., the Block Status Word).

For a RAM Parity Error non-message interrupt, the parameter will be the RAM address where the parity check failed. For the RT address Parity Error, Protocol Self-test Complete, and Time Tag rollover non-message interrupts, the parameter is not used; it will have a value of 0000.

If enabled, an INTERRUPT STATUS QUEUE ROLLOVER interrupt will be issued when the value of the queue pointer address rolls over at a 64-word address boundary.

RT COMMAND ILLEGALIZATION

The B64843RH provides an internal mechanism for RT Command Word illegalizing. By means of a 256-word area in shared RAM, the host processor may



designate that any message be illegalized, based on the command word T/R bit, subaddress, and word count/mode code fields. The B64843RH illegalization scheme provides the maximum in flexibility, allowing any subset of the 4096 possible combinations of broadcast/own address, T/R bit, subaddress, and word count/mode code to be illegalized.

The address map of the B64843RH's illegalizing table is illustrated in TABLE 41.

TABLE 4	TABLE 41. ILLEGALIZATION TABLE MEMORY MAP				
ADDRESS	DESCRIPTION				
300	Brdcst / Rx, SA 0. MC15-0				
301	Brdcst / Rx, SA 0. MC31-16				
302	Brdcst / Rx, SA 1. WC15-0				
303	Brdcst / Rx, SA 1. WC31-16				
:	:				
33F	Brdcst / Rx, SA 31. MC31-16				
340	Brdcst / Tx, SA 0. MC15-0				
341	Brdcst / Tx, SA 0. MC31-16				
342	Brdcst / Tx, SA 1. WC15-0				
:	:				
37D	Brdcst / Tx, SA 30. WC31-16				
37E	Brdcst / Tx, SA 31. MC15-0				
37F	Brdcst / Tx, SA 31. MC31-16				
380	Own Addr / Rx, SA 0. MC15-0				
381	Own Addr / Rx, SA 0. MC31-16				
382	Own Addr / Rx, SA 1. WC15-0				
383	Own Addr / Rx, SA 1. WC31-16				
:	:				
3BE	Own Addr / Rx, SA 31. MC15-0				
3BF	Own Addr / Rx, SA 31. MC31-16				
3C0	Own Addr / Tx, SA 0. MC15-0				
3C1	Own Addr / Tx, SA 0. MC31-16				
3C2	Own Addr / Tx, SA 1. WC15-0				
3C3	Own Addr / Tx, SA 1. WC31-16				
:	:				
3FC	Own Addr / Tx, SA 30. WC15-0				
3FD	Own Addr / Tx, SA 30. WC31-16				
3FE	Own Addr / Tx, SA 31. MC15-0				
3FF	Own Addr / Tx, SA 31. MC31-16				

BUSY BIT

The B64843RH RT provides two different methods for setting the Busy status word bit: (1) globally, by means of Configuration Register #1; or (2) on a T/R-bit/subaddress basis, by means of a RAM lookup table. If the host CPU asserts the BUSY bit to logic "0" in Configuration Register #1, the B64843RH RT will respond to all non-broadcast commands with the Busy bit set in its RT Status Word.

Alternatively, there is a Busy lookup table in the B64843RH shared RAM. By



means of this table, it is possible for the host processor to set the busy bit for any selectable subset of the 128 combinations of broadcast/own address, T/R bit, and subaddress.

If the busy bit is set for a transmit command, the B64843RH RT will respond with the busy bit set in the status word, but will not transmit any data words. If the busy bit is set for a receive command, the RT will also respond with the busy status bit set. There are two programmable options regarding the reception of data words for a non-mode code receive command for which the RT is busy: (1) to transfer the received data words to shared RAM; or (2) to not transfer the data words to shared RAM.

RT ADDRESS

The B64843RH offers several different options for designating the Remote Terminal address. These include the following:

hardwired, by means of the 5 RT ADDRESS inputs, and the RT ADDRESS PARITY input;

by means of the RT ADDRESS (and PARITY) inputs, but latched via hardware, on the rising edge of the RT_AD_LAT input signal;

input by means of the RT ADDRESS (and PARITY) inputs, but latched via host software;

software programmable, by means of an internal register. In all four configurations, the RT address is readable by the host processor.

RT BUILT-IN-TEST WORD

The bit map for the B64843RH's internal RT Built-in-Test (BIT) Word is indicated in TABLE 42(TABLE 20).

TABLE 42. RT BIT WORD				
BIT	DESCRIPTION			
15 (MSB)	TRANSMITTER TIMEOUT			
14	LOOP TEST FAILURE B			
13	LOOP TEST FAILURE A			
12	HANDSHAKE FAILURE			
11	TRANSMITTER SHUTDOWN B			
10	TRANSMITTER SHUTDOWN A			
9	TERMINAL FLAG INHIBITED			
8	BIT TEST FAILURE			
7	HIGH WORD COUNT			
6	LOW WORD COUNT			



5	INCORRECT SYNC RECEIVED
4	PARITY / MANCHESTER ERROR RECEIVED
3	RT-to-RT GAP / SYNC ADDRESS ERROR
2	RT-to-RT NO RESPONSE ERROR
1	RT-to-RT 2ND COMMAND WORD ERROR
0 (LSB)	COMMAND WORD CONTENTS ERROR

RT AUTO-BOOT OPTION

If utilized, the RT pin-programmable auto-boot option allows the B64843RH RT to automatically initialize as an active remote terminal with the Busy status word bit set to logic "1" immediately following power turn-on. This is a useful feature for MIL-STD-1760 applications, in which the RT is required to be responding within 150 ms after power-up. This feature is available for versions of the B64843RH with 4K words of RAM.

OTHER RT FEATURES

The B64843RH includes options for the Terminal flag status word bit to be set either under software control and/or automatically following a failure of the loopback self-test. Other software programmable RT options include software programmable RT status and RT BIT words, automatic clearing of the Service Request bit following receipt of a Transmit vector word mode command, options regarding Data Word transfers for the Busy and Message error (illegal) Status word bits, and options for the handling of 1553A and reserved mode codes.

4.3. MONITOR ARCHITECTURE

The B64843RH includes three monitor modes:

- 1. A Word Monitor mode
- 2. A selective message monitor mode
- 3. A combined RT/message monitor mode

For new applications, it is recommended that the selective message monitor mode be used, rather than the word monitor mode. Besides providing monitor filtering based on RT address, T/\overline{R} bit, and subaddress, the message monitor eliminates the need to determine the start and end of messages by software.

WORD MONITOR MODE



In the Word Monitor Terminal mode, the B64843RH monitors both 1553 buses. After the software initialization and Monitor Start sequences, the B64843RH stores all Command, Status, and Data Words received from both buses. For each word received from either bus, a pair of words is stored to the B64843RH's shared RAM. The first word is the word received from the 1553 bus. The second word is the Monitor Identification (ID), or "Tag" word. The ID word contains information relating to bus channel, word validity, and inter-word time gaps. The data and ID words are stored in a circular buffer in the shared RAM address space.

TABLE 43. TYPICAL WORD MONITOR					
MEMORY MAP					
HEX ADDRESS					
0000	First Received 1553 Word				
0001	First Identification Word				
0002	Second Received 1553 Word				
0003	Second Identification Word				
0004	Third Received 1553 Word				
0005	Third Identification Word				
	•				
•	•				
•	•				
0100	Stack Pointer				
	(Fixed Location - gets overwritten)				
•	•				
•	•				
•	•				
0FFF	Received 1553 Words and				
	Identification Word				

WORD MONITOR MEMORY MAP

A typical word monitor memory map is illustrated in TABLE 43. TABLE 43 assumes a 4K address space for the B64843RH's monitor. The Active Area Stack pointer provides the address where the first monitored word is stored. In the example, it is assumed that the Active Area Stack Pointer for Area A (location 0100) is initialized to 0000. The first received data word is stored in location 0000, the ID word for the first word is stored in location 0001, etc.

The current Monitor address is maintained by means of a counter register. This value may be read by the CPU by means of the Data Stack Address Register. It is important to note that when the counter reaches the Stack Pointer address of 0100 or 0104, the initial pointer value stored in this shared RAM location will be overwritten by the monitored data and ID Words. When the internal counter reaches an address of



0FFF, the counter rolls over to 0000.

WORD MONITOR TRIGGER

In the Word Monitor mode, there is a pattern recognition trigger and a pattern recognition interrupt. The 16-bit compare word for both the trigger and the interrupt is stored in the Monitor Trigger Word Register. The pattern recognition interrupt is enabled by setting the MT Pattern Trigger bit in Interrupt Mask Register #1. The pattern recognition trigger is enabled by setting the Trigger Enable bit in Configuration Register #1 and selecting either the Start-on-trigger or the Stop-on-trigger bit in Configuration Register #1.

The Word Monitor may also be started by means of a low-to-high transition on the EXT_TRIG input signal.

SELECTIVE MESSAGE MONITOR MODE

The B64843RH Selective Message Monitor provides monitoring of 1553 messages with filtering based on RT address, T/R bit, and subaddress with no host processor intervention. By autonomously distinguishing between 1553 command and status words, the Message Monitor determines when messages begin and end, and stores the messages into RAM, based on a programmable filter of RT address, T/R bit, and subaddress.

The selective monitor may be configured as just a monitor, or as a combined RT/Monitor. In the combined RT/Monitor mode, the B64843RH functions as an RT for one RT address (including broadcast messages), and as a selective message monitor for the other 30 RT addresses. The B64843RH Message Monitor contains two stacks, a command stack and a data stack, that are independent from the RT command stack. The pointers for these stacks are located at fixed locations in RAM.

MONITOR SELECTION FUNCTION

Following receipt of a valid command word in Selective Monitor mode, the B64843RH will reference the selective monitor lookup table to determine if the particular command is enabled. The address for this location in the table is determined by means of an offset based on the RT Address, T/R bit, and Subaddress bit 4 of the current command word, and concatenating it to the monitor lookup table base address of 0280 (hex). The bit location within this word is determined by subaddress bits 3-0



of the current command word.

If the specified bit in the lookup table is logic "0", the command is not enabled, and the B64843RH will ignore this command. If this bit is logic "1", the command is enabled and the B64843RH will create an entry in the monitor command descriptor stack (based on the monitor command stack pointer), and store the data and status words associated with the command into sequential locations in the monitor data stack. In addition, for an RT-to-RT transfer in which the receive command is selected, the second command word (the transmit command) is stored in the monitor data stack.

The address definition for the Selective Monitor Lookup Table is illustrated in TABLE 44.

TAB	TABLE 44. MONITOR SELECTION TABLE				
	LOOKUPADDRESS				
BIT	DESCRIPTION				
15(MSB)	Logic "0"				
14	Logic "0"				
13	Logic "0"				
12	Logic "0"				
11	Logic "0"				
10	Logic "0"				
9	Logic "1"				
8	Logic "0"				
7	Logic "1"				
6	RTAD_4				
5	RTAD_3				
4	RTAD_2				
3	RTAD_1				
2	RTAD_0				
1	TRANSMIT / RECEIVE				
0 (LSB)	SUBADDRESS 4				

SELECTIVE MESSAGE MONITOR MEMORY ORGANIZATION

A typical memory map for the B64843RH in the Selective Message Monitor mode, assuming a 4K RAM space, is illustrated in TABLE 45. This mode of operation defines several fixed locations in the RAM. These locations are allocated in a way in which none of them overlap with the fixed RT locations. This allows for the combined RT/Selective Message Monitor mode.

TABLE 45. TYPICAL SELECTIVE MESSAGE			
MONITOR MEMORY MAP (shown for 4K RAM for			
"Monitor only" mode)			
ADDRESS(HEX)	DESCRIPTION		
0000-0101	Not Used		



0102	Monitor Command Stack Pointer A (fixed location
0103	Monitor Data Stack Pointer A (fixed location)
0104-0105	Not Used
0106	Monitor Command Stack Pointer B (fixed
	location)
0107	Monitor Data Stack Pointer B (fixed location)
0108-027F	Not Used
0280-02FF	Selective Monitor Lookup Table (fixed location)
0300-03FF	Not Used
0400-07FF	Monitor Command Stack A
0800-0FFF	Monitor Data Stack A

The fixed memory map consists of two Monitor Command Stack Pointers (locations 102 and 106 hex), two Monitor Data Stack Pointers (locations 103 and 107 hex), and a Selective Message Monitor Lookup Table (locations 0280 through 02FF hex). For this example, the Monitor Command Stack size is assumed to be 1K words, and the Monitor Data Stack size is assumed to be 2K words.




FIGURE 11. SELECTIVE MESSAGE MONITOR MEMORY MANAGEMENT

FIGURE 11 illustrates the Selective Message Monitor operation. Upon receipt of a valid Command Word, the B64843RH will reference the Selective Monitor Lookup Table to determine if the current command is enabled. If the current command is disabled, the B64843RH monitor will ignore (and not store) the current message. If the command is enabled, the monitor will create an entry in the Monitor Command



Stack at the address location referenced by the Monitor Command Stack Pointer, and an entry in the monitor data stack starting at the location referenced by the Monitor Data Stack Pointer.

The format of the information in the data stack depends on the format of the message that was processed. For example, for a BC-to-RT transfer (receive command), the monitor will store the command word in the monitor command descriptor stack, with the data words and the receiving RT's status word stored in the monitor data stack.

The size of the monitor command stack is programmable, with choices of 256, 1K, 4K, or 16K words. The monitor data stack size is programmable with choices of 512, 1K, 2K, 4K, 8K, 16K, 32K or 64K words.

MONITOR INTERRUPTS

Selective monitor interrupts may be issued for End-of-message and for conditions relating to the monitor command stack pointer and monitor data stack pointer. The latter, as shown in FIGURE 9, include Command Stack 50% Rollover, Command Stack 100% Rollover, Data Stack 50% Rollover, and Data Stack 100% Rollover.

The 50% rollover interrupts may be used to inform the host processor when the command stack or data stack is half full. At that time, the host may proceed to read the received messages in the upper half of the respective stack, while the B64843RH monitor writes messages to the lower half of the stack. Later, when the monitor issues a 100% stack rollover interrupt, the host can proceed to read the received data from the lower half of the stack, while the B64843RH monitor continues to write received data words to the upper half of the stack.

INTERRUPT STATUS QUEUE

Like the RT, the Selective Monitor mode includes the capability for generating an interrupt status queue. As illustrated in FIGURE 10, this provides a chronological history of interrupt generating events. Besides the two Interrupt Mask Registers, the Interrupt Status Queue provides additional filtering capability, such that only valid messages and/or only invalid messages may result in entries to the Interrupt Status Queue. The interrupt status queue is 64 words deep, providing the capability to store entries for up to 32 monitored messages.





4.4. MISCELLANEOUS

CLOCK INPUT

The B64843RH decoder is capable of operating from a 10, 12, 16, or 20 MHz clock input. Depending on the configuration of the specific model B64843RH terminal, the selection of the clock input frequency may be chosen by one of either two methods. For all versions, the clock frequency may be specified by means of the host processor writing to Configuration Register #6. With the second method, which is applicable only for the versions incorporating 4K (but not 64K) words of internal RAM, the clock frequency may be specified by means of the input signals that are otherwise used as the A15 and A14 address lines.

ENCODER/DECODERS

For the selected clock frequency, there is internal logic to derive the necessary clocks for the Manchester encoder and decoders. For all clock frequencies, the decoders sample the receiver outputs on both edges of the input clock. By in effect doubling the decoders' sampling frequency, this serves to widen the tolerance to zero-crossing distortion, and reduce the bit error rate.

TIME TAG

The B64843RH includes an internal read/writable Time Tag Register. This register is a CPU read/writable 16-bit counter with a programmable resolution of either 2, 4, 8, 16, 32, or 64 µs per LSB. Another option allows software controlled incrementing of the Time Tag Register. This supports self-test for the Time Tag Register. For each message processed, the value of the Time Tag Register is loaded into the second location of the respective descriptor stack entry ("TIME TAG WORD") for both the BC and RT modes.

The functionality involving the Time Tag Register includes: the capability to issue an interrupt request and set a bit in the Interrupt Status Register when the Time Tag Register rolls over FFFF to 0000; for RT mode, the capability to automatically clear the Time Tag Register following reception of a Synchronize (without data) mode command, or to load the Time Tag Register following a Synchronize (with data) mode command.

Additional time tag features supported by the B64843RH include the capability



for the BC to transmit the contents of the Time Tag Register as the data word for a Synchronize (with data) mode command; the capability for the RT to "filter" the data word for the Synchronize with data mode command, by only loading the Time Tag Register if the LSB of the received data word is "0"; an instruction enabling the BC Message Sequence Control engine to load the Time Tag Register with a specified value; and an instruction enabling the BC Message Sequence Control engine to write the value of the Time Tag Register to the General Purpose Queue.

INTERRUPTS

The B64843RH provide many programmable options for interrupt generation and handling. The interrupt output pin (INT) has three software programmable modes of operation: a pulse, a level output cleared under software control, or a level output automatically cleared following a read of the Interrupt Status Register (#1 or #2).

Individual interrupts are enabled by the two Interrupt Mask Registers. The host processor may determine the cause of the interrupt by reading the two Interrupt Status Registers, which provide the current state of interrupt events and conditions. The Interrupt Status Registers may be updated in two ways. In one interrupt handling mode, a particular bit in Interrupt Status Register #1 or #2 will be updated only if the event occurs and the corresponding bit in Interrupt Mask Register #1 or #2 is enabled. In the enhanced interrupt handling mode, a particular bit in one of the Interrupt Status Registers will be updated if the event/condition occurs regardless of the value of the corresponding Interrupt Mask Register bit. In either case, the respective Interrupt Mask Register (#1 or #2) bit is used to enable an interrupt for a particular event/condition.

The B64843RH supports all the interrupt event, including RAM Parity Error, Transmitter Timeout, BC/RT Command Stack Rollover, MT Command Stack and Data Stack Rollover, Handshake Error, BC Retry, RT Address Parity Error, Time Tag Rollover, RT Circular Buffer Rollover, BC Message, RT Subaddress, BC End-of-Frame, Format Error, BC Status Set, RT Mode Code, MT Trigger, and End-of-Message.

For the B64843RH Enhanced BC mode, there are four user-defined interrupt bits. The BC Message Sequence Control Engine includes an instruction enabling it to issue these interrupts at any time.



For RT and Monitor modes, the B64843RH architecture includes an Interrupt Status Queue. This provides a mechanism for logging messages that result in interrupt requests. Entries to the Interrupt Status Queue may be filtered such that only valid and/or invalid messages will result in entries on the queue.

The B64843RH incorporates additional interrupt conditions, based on the addition of Interrupt Mask Register #2 and Interrupt Status Register #2. This is accomplished by chaining the two Interrupt Status Registers using the INTERRUPT CHAIN BIT (bit 0) in Interrupt Status Register #2 to indicate that an interrupt has occurred in Interrupt Status Register #1. Additional interrupts include "Self-Test Completed", masking bits for the Enhanced BC Control Interrupts, 50% Rollover interrupts for RT Command Stack, RT Circular Buffers, MT Command Stack, and MT Data Stack; BC Op Code Parity Error, (RT) Illegal Command, (BC) General Purpose Queue or (RT/MT) Interrupt Status Queue Rollover, Call Stack Pointer Register Error, BC Trap Op Code, and the four User-Defined interrupts for the Enhanced BC mode.

BUILT-IN TEST

A salient feature of the B64843RH is its highly autonomous self-test capability. This includes both protocol and RAM self-tests. Either or both of these self-tests may be initiated by command(s) from the host processor.

The protocol test consists of a comprehensive toggle test of the terminal's logic. The test includes testing of all registers, Manchester decoders, protocol logic, and memory management logs. This test is completed in approximately 32,000 clock cycles. That is, about 1.6 ms with a 20 MHz clock, 2.0 ms at 16 MHz, 2.7 ms at 12 MHz, and 3.2 ms at 10 MHz.

There is also a separate built-in test (BIT) for the B64843RH's 4K X 16 shared RAM. This test consists of writing and then reading/verifying the two walking patterns "data = address" and "data = address inverted". This test takes 10 clock cycles per word. For a B64843RH with 4K words of RAM, this is about 2.0 ms with a 20 MHz clock, 2.6 ms at 16 MHz, 3.4 ms at 12 MHz, or 4.1 ms at 10 MHz.

The B64843RH built-in protocol test is performed automatically at power-up. In addition, the protocol or RAM self-tests may be initiated by a command from the host processor, via the START/RESET REGISTER. For RT mode, this may include the host processor invoking self-test following receipt of an Initiate self-test mode command. The results of the self-test are host accessible by means of the BIT status



register. For RT mode, the result of the self-test may be communicated to the bus controller via bit 8 of the RT BIT word ("0" = pass, "1" = fail).

Assuming that the protocol self-test passes, all of the register and shared RAM locations will be restored to their state prior to the self-test, with the exception of the 60 RAM address locations

0342-037D and the TIME TAG REGISTER. Note that for RT mode, these locations map to the illegalization lookup table for "broadcast transmit subaddresses 1 through 30" (non-mode code subaddresses). Since MIL-STD-1553 does not define these as valid command words, this section of the illegalization lookup table is normally not used during RT operation. The TIME TAG REGISTER will continue to increment during the self-test.

If there is a failure of the protocol self-test, it is possible to access information about the first failed vector. This may be done by means of the B64843RH's upper registers (register addresses 32 through 63). Through these registers, it is possible to determine the self-test ROM address of the first failed vector, the expected response data pattern (from the ROM), the register or memory address, and the actual (incorrect) data value read from register or memory. The on-chip self-test ROM is 4K X 24.

Note: the RAM self-test is destructive. That is, following the RAM self-test, regardless of whether the test passes or fails, the shared RAM is not restored to its state prior to this test. Following a failed RAM self-test, the host may read the internal RAM to determine which location(s) failed the walking pattern test.

RELOCATABLE MEMORY MANAGEMENT LOCATIONS

In the B64843RH's default configuration, there is a fixed area of shared RAM addresses, 0000h-03FF, that is allocated for storage of the BC's or RT's pointers, counters, tables, and other "non-message" data structures. As a means of reducing the overall memory address space for using multiple B64843RHs in a given system (e.g., for use with the DMA interface configuration), the B64843RH allows this area of RAM to be relocated by means of 6 configuration register bits.



5. HOST PROCESSOR INTERFACE

The B64843RH supports a wide variety of processor interface configurations. These include shared RAM and DMA configurations, straightforward interfacing for 16-bit and 8-bit buses, support for both non-multiplexed and multiplexed address/data buses, non-zero wait mode for interfacing to a processor address/data buses, and zero wait mode for interfacing (for example) to microcontroller I/O ports. In addition, the B64843RH provides two major improvements:

reduced maximum host access time for shared RAM mode;

increased maximum DMA grant time for the transparent/DMA mode.

The B64843RH's maximum host holdoff time (time prior to the assertion of the READYD handshake signal) has been significantly reduced. For B64843RH, this maximum holdoff time is 17 internal word transfer cycles, resulting in an overall holdoff time of approximately 4.6 µs, using a 16 MHz clock. By comparison, using the B64843RH's ENHANCED CPU ACCESS feature, this worst-case holdoff time is reduced significantly, to a single internal transfer cycle. For example, when operating the B64843RH in its 16-bit buffered, non-zero wait configuration with a 16 MHz clock input, this results in a maximum overall host transfer cycle time of 632 ns for a read cycle, or 570 ns for a write cycle.


In addition, when using the B64843RH in the transparent/DMA configuration, the maximum request-to-grant time, which occurs prior to an RT start-of-message sequence, is 4.0 μ s with a 16 MHz clock, or 3.5 μ s with a 12 MHz clock. For the B64843RH functioning as a MIL-STD-1553B RT, this time has been increased to 8.5 μ s at 10 MHz, 9 μ s at 12 MHz, 10 μ s at 16 MHz, and 10.5 μ s at 20MHz. This provides greater flexibility, particularly for systems in which a host has to arbitrate among multiple DMA requestors.

By far, the most commonly used processor interface configuration is the **16-bit buffered**, **non-zero wait mode**. This configuration may be used to interface between 16-bit or 32-bit microprocessors and an B64843RH. In this mode, only the B64843RH's internal 4K words of internal RAM are used for storing 1553 message data and associated "housekeeping" functions. That is, in this configuration, the B64843RH will never attempt to access memory on the host bus.

FIGURE 12 illustrates a generic connection diagram between a 16-bit (or 32-bit) microprocessor and an B64843RH for the 16-bit buffered configuration, while



FIGURES 13 and 14, and associated tables illustrate the processor read and write timing respectively.




NOTES:

- 1. CPU ADDRESS LATCH SIGNAL PROVIDED BY PROCESSORS WITH MULTIPLEXED ADDRESS/DATA BUSES. FOR PROCESSORS WITH NON-MULTIPLEXED ADDRESS AND DATA BUSES, ADDR_LAT SHOULD BE CONNECTED TO +3.3V.
- 2. IF POLARITY_SEL = "1", RD/WR IS HIGH TO READ, LOW TO WRITE. IF POLARITY_SEL = "0", RD/WR IS LOW TO READ, HIGH TO WRITE.
- 3. ZERO_WAIT SHOULD BE STRAPPED TO LOGIC "1" FOR NON-ZERO WAIT INTERFACE AND TO LOGIC "0" FOR ZERO WAIT INTERFACE.
- 4. CPU ACKNOWLEDGE PROCESSOR INPUT ONLY FOR NON-ZERO WAIT TYPE OF INTERFACE.

FIGURE 12. HOST PROCESSOR INTERFACE - 16-BIT BUFFERED CONFIGURATION





NOTES:

- For the 16-bit buffered nonzero wait configuration, TRANSPARENT/BUFFERED_must be connected to logic "0". ZERO_WAIT and DTREQ / 16/8 must be connected to logic "1". The inputs TRIGGER_SEL and MSB/LSB may be connected to either Vcc or ground.
- 2. SELECT and STRBD may be tied together. IOEN goes low on the first rising CLK edge when SELECT •

 STRBD is sampled low (satisfying t1) and the B64843RH's protocol/memory management logic is not accessing the internal RAM. When this occurs, IOEN goes low, starting the transfer cycle. After IOEN goes low, SELECT may be released high.
- 3. MEM/REG must be presented high for memory access, low for register access.
- 4. MEM/ \overline{REG} and RD/ \overline{WR} _are buffered transparently until the first falling edge of CLK after $\overline{10EN}$ goes low. After this CLK edge, MEM/ \overline{REG} and RD/ \overline{WR} become latched internally.
- 5. The logic sense for RD/WR in the diagram assumes that POLARITY_SEL is connected to logic "1". If POLARITY_SEL is connected to logic "0", RD/WR_must be asserted low to read.
- 6. The timing for $\overline{\text{IOEN}}$, $\overline{\text{READYD}}$ and D15-D0 assumes a 50 pf load. For loading above 50 pf, the validity of $\overline{\text{IOEN}}$, $\overline{\text{READYD}}$, and D15-D0 is delayed by an additional 0.14 ns/pf typ, 0.28 ns/pf max.
- 7. The timing for A15-A0, MEM/REG_and SELECT_assumes that ADDR-LAT is connected to logic "1". Refer to Address Latch timing for additional details.
- 8. The address bus A15-A0 is internally buffered transparently until the first rising edge of CLK after TOEN goes low. After this CLK edge, A15-A0 become latched internally.
- 9. Setup time given for use in worst case timing calculations. None of the B64843RH's input signals are required to be synchronized to the system clock. When SELECT_and READYD_do not meet the setup time of t1, but occur during the setup window of an internal flip-flop, an additional clock cycle will be inserted between the falling clock edge that latches MEM/REG and RD/WR_and the rising clock edge that latches the Address (A15-A0). When this occurs, the delay from TOEN_falling to READYD_falling (t11) increases by one clock cycle and the address hold time (t10) must be increased by one clock cycle.




FIGURE 13. CPU READING RAM / REGISTER (16-BIT BUFFERED, NONZERO WAIT)

TABLE 46. CPU READING RAM OR REGISTERS (SHOWN FOR 16-BIT, BUFFERED, NONZERO WAIT MODE) (TABLE FOR FIGURE 13)

REF	DESCRIPTION	NOTES	MIN	TYP	MAX	UNITS
t1	SELECT_and STRBD_low setup time prior to	2, 9	15			ns
	clock rising edge					
t2	SELECT and STRBD low IOEN low	2,6			105	ns
	(uncontended access @ 20 MHz)					
	(contended access, with ENHANCED CPU	2,6			3.6	μs
	ACCESS = "0" @ 20 MHz)					
	(contended access, with ENHANCED CPU	2,6			520	ns
	ACCESS = "1" @ 20 MHz)	2.6			117	
	(uncontended access @ 16 MHz)	2,6			117	ns
	(contended access, with ENHANCED CPU	2,6			4.6	μs
	ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU	2.6			635	no
	ACCESS = "1" @ 16 MHz)	2,6			033	ns
	(uncontended access @ 12 MHz)	2,6			138	ns
	(contended access, with ENHANCED CPU	2,6			6.0	
	ACCESS = "0" @ 12 MHz)	2,0			0.0	μs
	(contended access, with ENHANCED CPU	2,6			820	ns
	ACCESS = "1" @ 12 MHz)	,				
	(uncontended access @ 10 MHz)	2,6			155	ns
	(contended access, with ENHANCED CPU	2,6			7.2	μs
	ACCESS = "0" @ 10 MHz)					•
	(contended access, with ENHANCED CPU	2,6			970	ns
	ACCESS = "1" @ 10 MHz)					
t3	Time for MEM/REG_and RD/WR_to become	3, 4, 5, 7			10	ns
	valid following <u>SELECT</u> and <u>STRBD</u> low (@					
	20 MHz)	2 4 5 7			1.0	
	@ 16 MHz	3, 4, 5, 7			16	ns
	@ 12MHz @ 10MHz	3, 4, 5, 7			27 35	ns
t4	Time for Address to become valid following	3, 4, 5, 7			12	ns ns
ι4	SELECT and STRBD low @ 20MHz				12	118
	@ 16 MHz				25	ns
	@ 12MHz				45	ns
	@ 10MHz				62	ns
t5	CLOCK IN rising edge delay to $\overline{\text{IOEN}}$ _falling	6			40	ns
	edge	-				
t6	SELECT hold time following IOEN_falling	2	0			ns
t7	$\overline{\text{MEM}}/\overline{\text{REG}}$, $\overline{\text{RD}}/\overline{\text{WR}}$ setup time prior to	3, 4, 5, 7	15			ns
	CLOCK IN falling edge					
t8	$\overline{\text{MEM}/\overline{\text{REG}}}$, $\overline{\text{RD}/\overline{\text{WR}}}$ hold time following to	3, 4, 5, 7	30			ns
	CLOCK IN falling edge					
t9	Address valid setup time prior to CLOCK IN	7,8	35			ns
	rising edge					



t10	Address hold time following CLOCK IN rising	7,8,9	30			ns
	edge	7,0,5				110
t11	IOEN_falling delay to READYD_falling (@ 20	6,9	135	150	165	ns
	MHz)					
	@ 16 MHz	6,9	170	187.5	205	ns
	@ 12 MHz	6,9	235	250	265	ns
	@ 20 MHz	6,9	285	300	315	ns
t12	Output Data valid prior to READYD_falling (@	6	11			ns
	20 MHz)					
	@ 16 MHz	6	23			ns
	@ 12 MHz	6	44			ns
	@ 20 MHz	6	61			ns
t13	CLOCK IN rising edge delay to \overline{READYD}	6			40	ns
	falling					
t14	READYD_falling to STRBD_rising release time				∞	ns
t15	STRBD rising delay to IOEN_rising edge and	6			40	ns
	READYD_rising edge					
t16	Output Data hold time following STRBD		0			ns
	rising edge					
t17	STRBD rising delay to output data tri-state				40	ns
t18	STRBD_high hold time from READYD_rising		0		_	ns
t19	CLOCK IN rising edge delay to output data				40	ns
	valid					



NOTES:

see Figure 13's notes

FIGURE 14. CPU WRITING RAM / REGISTER (16-BIT BUFFERED, NONZERO WAIT)



TABLE 47. CPU READING RAM OR REGISTERS (SHOWN FOR 16-BIT, BUFFERED, NONZERO WAIT MODE) (FOR FIGURE 14)

REF	105 3.6 470 117 4.6 570 138 6.0 737 155 7.2	INITS INS INS INS INS INS INS INS
Clock rising edge	3.6 470 117 4.6 570 138 6.0 737 155	ns µs ns ns µs ns µs ns µs ns n
12 SELECT _and STRBD _low IOEN low 2,6 (uncontended access @ 20 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 20 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 20 MHz) (uncontended access @ 16 MHz) (2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 16 MHz) (uncontended access, with ENHANCED CPU 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access, with ENHANCED CPU 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) (and Milliam of the milliam of th	3.6 470 117 4.6 570 138 6.0 737 155	μs ns ns μs ns μs ns ns ns ns ns
(uncontended access @ 20 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 20 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 20 MHz) (uncontended access @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 16 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 16 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) 13 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) #### ### ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) #### ### ### ### ### ### ### ### ### #	3.6 470 117 4.6 570 138 6.0 737 155	ns ns us ns us ns ns ns ns ns ns
(contended access, with ENHANCED CPU ACCESS = "0" @ 20 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 20 MHz) (uncontended access @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 16 MHz) (uncontended access @ 12 MHz) (uncontended access @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) 13 Time for MEM/REG_and RD/WR_to become 3, 4, 5, 7 valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 10MHz 14 Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz ## 10 MHz ##	470 117 4.6 570 138 6.0 737 155	ns ns us ns us ns ns ns ns ns ns
ACCESS = "0" @ 20 MHz 2,6	117 4.6 570 138 6.0 737	ns ns us ns us ns ns ns ns ns ns
ACCESS = "1" @ 20 MHz)	117 4.6 570 138 6.0 737	ns µs ns ns ns ns ns µs ns
(uncontended access @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 16 MHz) (uncontended access @ 12 MHz) (contended access @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) 13 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz 14 Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz 15 Time for data to become valid following Time for data to become valid following	4.6 570 138 6.0 737	μs ns ns μs ns μs ns
Contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 16 MHz) 2,6 ACCESS = "1" @ 16 MHz) 2,6 ACCESS = "1" @ 16 MHz) 2,6 (uncontended access @ 12 MHz) 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) 2,6 (uncontended access @ 10 MHz) 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) 2,6 (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) 2,6 ACCESS = "1" @ 10 MHz) 3,4,5,7 valid following SELECT_and STRBD low (@ 20 MHz) 3,4,5,7 @ 12MHz 3,4,5,7 @ 10MHz 3,4,5,7 a 17	4.6 570 138 6.0 737	μs ns ns μs ns μs ns
ACCESS = "0" @ 16 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 16 MHz) (uncontended access @ 12 MHz) 2,6 (contended access, with ENHANCED CPU ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 12 MHz) (uncontended access, with ENHANCED CPU ACCESS = "1" @ 12 MHz) (contended access, with ENHANCED CPU ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 10 MH	570 138 6.0 737	ns ns µs ns ns
(contended access, with ENHANCED CPU ACCESS = "1" @ 16 MHz) (uncontended access @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) 13 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz 14 Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) @ 16 MHz @ 10MHz 15 Time for data to become valid following Time for data to become valid following Time for data to become valid following	138 6.0 737	ns μs ns
ACCESS = "1" @ 16 MHz) 2,6 (contended access @ 12 MHz) 2,6 (contended access, with ENHANCED CPU ACCESS = "0" @ 12 MHz) 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) 2,6 (contended access, with ENHANCED CPU ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 10 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 10 MHz) (and the second of the second	138 6.0 737	ns μs ns
(uncontended access @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 10MHz t4 Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) @ 16 MHz @ 10MHz @ 10MHz @ 11MHz @ 10MHz t5 Time for data to become valid following	6.0 737 155	μs ns ns
(contended access, with ENHANCED CPU ACCESS = "0" @ 12 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### @ 12MHz @ 12MHz @ 12MHz @ 10MHz ### Time for data to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz)	6.0 737 155	μs ns ns
ACCESS = "0" @ 12 MHz)	737	ns ns
(contended access, with ENHANCED CPU ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become 3, 4, 5, 7 valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz @ 12MHz @ 10MHz Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) @ 16 MHz @ 10MHz @ 16 MHz @ 12MHz @ 10MHz @ 10MHz Time for data to become valid following SELECT and STRBD low (@ 20 MHz) @ 10 MHz ### Time for data to become valid following	155	ns
ACCESS = "1" @ 12 MHz) (uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz 3, 4, 5, 7 @ 12MHz 3, 4, 5, 7 ### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) #### Time for Address to become valid following SELECT and STRBD low (@ 20 MHz) #### @ 10 MHz #### @ 12 MHz ### @ 10 MHz ### Time for data to become valid following #### Time for data to become valid following	155	ns
(uncontended access @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU 2,6 ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz 3,4,5,7 @ 12MHz 3,4,5,7 @ 10MHz 3,4,5,7 t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz) @ 16 MHz @ 10MHz @ 12MHz @ 10MHz ### 15 Time for data to become valid following To the for data to become valid following		
(contended access, with ENHANCED CPU ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 10 MHz) t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz		
ACCESS = "0" @ 10 MHz) (contended access, with ENHANCED CPU ACCESS = "1" @ 10 MHz) t3	1 / /	i us
(contended access, with ENHANCED CPU ACCESS = "1" @ 10 MHz) 2,6 t3 Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) 3, 4, 5, 7 @ 16 MHz 3, 4, 5, 7 @ 12MHz 3, 4, 5, 7 @ 10MHz 3, 4, 5, 7 t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz) @ 16 MHz @ 12MHz @ 10MHz Time for data to become valid following	7.2	
ACCESS = "1" @ 10 MHz) Time for MEM/REG_and RD/WR_to become valid following SELECT_and STRBD low (@ 20 MHz) @ 16 MHz	870	ns
t3		
20 MHz 3,4,5,7	10	ns
@ 16 MHz 3, 4, 5, 7 @ 12MHz 3, 4, 5, 7 @ 10MHz 3, 4, 5, 7 t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz) @ 16 MHz 20MHz @ 12MHz 20MHz t5 Time for data to become valid following		
@ 12MHz 3, 4, 5, 7 @ 10MHz 3, 4, 5, 7 t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz) @ 16 MHz @ 12MHz @ 10MHz t5 Time for data to become valid following		
@ 10MHz 3, 4, 5, 7 t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz) @ 16 MHz @ 12MHz @ 10MHz t5 Time for data to become valid following	16	ns
t4 Time for Address to become valid following SELECT and STRBD low (@ 20MHz)	27	ns
SELECT and STRBD low (@ 20MHz) @ 16 MHz @ 12MHz @ 10MHz t5 Time for data to become valid following	35	ns
@ 16 MHz @ 12MHz @ 10MHz t5 Time for data to become valid following	12	ns
@ 12MHz @ 10MHz t5 Time for data to become valid following		
@ 10MHz t5 Time for data to become valid following	25	ns
t5 Time for data to become valid following	45	ns
	62	ns
	32	ns
(@ 20MHz)		
@ 16 MHz	45	ns
@ 12MHz	65	ns
@ 10MHz	82	ns
t6 CLOCK IN rising edge delay to TOEN falling 6	40	ns
edge		
t7 SELECT hold time following IOEN_falling 2 0		ns
t8 MEM/ REG, RD/ WR_setup time prior to 3,4,5,7 15		ns
CLOCK IN falling edge		
t9 MEM/REG, RD/WR_setup time following to 3, 4, 5, 7 35		+
CLOCK IN falling edge		ns
t10 Address valid setup time prior to CLOCK IN 7,8 35		ns



	rising edge					
t11	Data valid setup time prior to CLOCK IN		15			ns
	rising edge					
t12	Address valid hold time following CLOCK IN	7,8,9	30			ns
	rising edge					
t13	Data valid hold time following CLOCK IN	9	15			ns
	rising edge					
t14	IOEN_falling delay to READYD_falling @ 20	6.9	85	100	115	ns
	MHz					
	@ 16 MHz	6.9	110	125	140	ns
	@ 12 MHz	6.9	152	167	182	ns
	@ 20 MHz	6.9	185	200	215	ns
t15	CLOCK IN rising edge delay to READYD	6			40	ns
	falling					
t16	READYD _falling to STRBD _rising release				∞	ns
	time					
t17	STRBD rising delay to IOEN_rising edge and	6			40	ns
	READYD_rising edge					
t18	STRBD high hold time from IOEN_rising		10			ns

+3.3 VOLT INTERFACE TO MIL-STD-1553 BUS


The B64843RH is an MIL-STD-1553 terminal powered entirely by 3.3 volts. Unique isolation transformer turns ratios, single output winding transformers and new interconnection methods are required in order to meet mandated MIL-STD-1553 differential voltage levels.

FIGURE 15 illustrates the two possible interface methods between the B64843RH and a MIL-STD-1553 bus. Connections for both direct (short stub, 1:3.75) and transformer (long stub, 1:2.7) coupling, as well as nominal peak-to-peak voltage levels at various points (when transmitting), are indicated in the diagram.

The center tap of the primary winding (the side of the transformer that connects to the B64843RH) must be directly connected to the +3.3 volt plane. Additionally, a $10\mu f$, low inductance tantalum capacitor and a $0.01\mu f$ ceramic capacitor must be mounted as close as possible and with the shortest leads to the center tap of the transformer(s) and ground plane.

Additionally, during transmission large currents flow from the transformer center tap, through the primaries and the TX/RX pins, and then out the transceiver grounds (pins 22 and 79) into the ground plane. The traces in this path should be sized accordingly and the connections to the ground plane should be as short as possible.





NOTES:

- 1. Connect the B64843RH hybrid grounds as directly as possible to the 3.3V ground plane.
- 2. Zo = 70 to 85 Ohms.

FIGURE 15. B64843RH INTERFACE TO MIL-STD-1553 BUS

6. +3.3 VOLT ISOLATION TRANSFORMERS

In selecting isolation transformers to be used with the B64843RH, there is a limitation on the maximum amount of leakage inductance. If this limit is exceeded, the transmitter rise and fall times may increase, possibly causing the bus amplitude to fall below the minimum level required by MIL-STD-1553.

In addition, an excessive leakage imbalance may result in a transformer dynamic offset that exceeds 1553 specifications. The maximum allowable leakage inductance is a function of the coupling method. For Transformer Coupled applications, it is a maximum of 5.0 μH . For Direct it is a maximum of 10.0 μH , and is measured as follows:

The side of the transformer that connects to the B64843RH is defined as the "primary" winding. If one side of the primary is shorted to the primary center-tap, the inductance should be measured across the "secondary" (stub side) winding. This



inductance must be less than 5.0 μ H (Transformer Coupled) and 10.0 μ H (Direct Coupled). Similarly, if the other side of the primary is shorted to the primary center-tap, the inductance measured across the "secondary" (stub side) winding must also be less than 5.0 μ H (Transformer Coupled) and 10.0 μ H (Direct Coupled).

The difference between these two measurements is the "differential" leakage inductance. This value must be less than 1.0 μH (Transformer Coupled) and 2.0 μH (Direct Coupled).

Beta Transformer Technology Corporation (BTTC), manufactures transformers in a variety of mechanical configurations with the required turns ratios of 1:2.65 direct coupled, and 1:2.038 transformer coupled for B64843RH. TABLE 46 provides a listing of these transformers with the corresponding model numbers.

	TABLE 48. +3.3 VOLT BTTC TRANSFORMERS						
BTTC PART NUMBE R	# OF CHANNELS, CONFIGURATIO N	COUPLING RATIO DESCRIPTION	COUPLING RATIO (1:X)	MOUNTING			
DSS-3330	Dual (Side-by-Side)	Direct & Transformer	(1:2.65) & (1:2.038)	SMT			




FIGURE 16. B64843RH's PINOUT (GULL WING/FLAT)

TABLE 49. B64843RH PINOUTS			
PIN	PIN FUNCTION		FUNCTION



1	A11	41	DD06
2	A10	42	DB06 DB01
3	TX/RX A	43	DB04
4	NC	44	RTADP
5	TX/RX_A	45	RTAD1
6	MEM/REG	46	DB00
7	A08	47	DB02
8	NC	48	DB03
9	NC	49	DB05
10	+3.3V_XCVR	50	GND_LOGIC
11	NC	51	+3.3V_LOGIC
12	A07	52	DB08
13	A03	53	DB07
14	UPADDREN	54	DB13
15	TX/RX_B	55	DB12
16	NC	56	DB14
17	TX/RX_B	57	DB09
18	A00	58	DB11
19	A02	59	DB15
20	ADDR_LAT/MEMOE	60	DB10
21	NC	61	TRANS/BUFF
22	GND_XCVR	62	READYD
23	TAG_CLK	63	INT
24	RTAD2	64	IOEN
25	MSTCLR	65	TX_INH_A
26	CLOCK_IN	66	SELECT
27	A06	67	TX_INH_B
28	ZEROWAIT/MEMWR	68	STRBD
29	16/8/DTREQ	69	+3.3V_LOGIC
30	+3.3V_LOGIC	70	GND_LOGIC
31	GND_LOGIC	71	RD/WR
32	INCMD/MCRST	72	MSB/LSB/DTGRT
33	A01	73	A15/CLK_SEL_1
34	TRIG_SEL/MEMENA_IN	74	A05
35	POL_SEL/DTACK	75	A09
36	RT_AD_LAT	76	A12/RTBOOT
37	SSFLAG/EXT_TRIG	77	A13/+3.3V_LOGIC
38	RTAD0	78	A04
39	RTAD3	79	GND_XCVR
40	RTAD4	80	A14/CLK_SEL_0

TABLE 50. POWER AND GROUND					
SIGNAL NAME	B64843RH PIN	DESCRIPTION			
+3.3V_XCVR	10	+3.3Volt Transceiver Power			
+3.3V_LOGIC	30, 51, 69	Logic Ground			
GND_ XCVR	22, 79	Transceiver Ground			
GND_LOGIC	31, 50, 70	Logic Ground			

69



TABLE 51. 1553 ISOLATION TRANSFORMER					
SIGNAL NAME	PIN	DESCRIPTION			
TX/RX-A (I/O)	3				
$\overline{\text{TX/RX} - \text{A}}$ (I/O)	5	Analog Transmit/Receive Input/Outputs. Connect			
TX/RX-B (I/O)	15	directly to 1553 isolation transformers			
$\overline{TX/RX - B}$ (I/O)	17				

TABLE 52. DATA BUS					
SIGNAL NAME	PIN	DESCRIPTION			
D15 (MSB)	59	16-bit bi-directional data bus.			
D14	56				
D13	54	This bus interfaces the host processor to the			
D12	55	B64843RH's internal registers and internal RAM.			
D11	58	In addition, in transparent mode, this bus allows			
D10	60	data transfers to take place between the internal			
D9	57	protocol/memory management logic and up to			
D8	52	64K x 16 of external RAM. Most of the time, the			
D7	53	outputs for D15 through D0 are in the high			
D6	41	impedance state. They drive outward in t			
D5	49	buffered or transparent mode when the host CPU			
D4	43	reads the internal RAM or registers.			
D3	48	Also in the transparent mode D15 D0 will dr			
D2	47	Also, in the transparent mode, D15-D0 will drive outward (towards the host) when the			
D1	42	protocol/management logic is accessing (either			
D0 (LSB)	46	reading or writing) internal RAM, or writing to external RAM. In the transparent mode, D15-D0 drives inward when the CPU writes internal registers or RAM, or when the protocol/memory management logic reads external RAM.			

	TABLE 53. PROCESSOR ADDRESS BUS				
SIGNAL NAME	PIN	DESCRIPTION			
A15/ CLK_SEL_1	73	16-bit bi-directional address bus.			
A14/CLV SEL O	90	If UPADDREN is connected to logic "1", this signal operates as address line A15,A14.			
A14/ CLK_SEL_0	80	Else if UPADDREN is connected to logic "0", this signal operates as CLK_SEL_1. In this case, A15/CLK_SEL_1 and A14/CLK_SEL_0 are used to select B64843RH clock frequency, as follows: CLK_SEL_1 CLK_SEL_0 Clock Frequency 0 0 10 MHz 0 1 20 MHz 1 0 12 MHz 1 1 6 MHz			
A13/+3.3V	77	If UPADDREN is connected to logic "1", this signal operates as A13. Else if UPADDREN is connected to logic "0", then this signal MUST be connected to +3.3V-LOGIC (logic "1").			
A12 / RTBOOT	76	If UPADDREN is connected to logic "1", this signal			



		operates as A12. Else if UPADDREN is connected to logic "0", then this signal functions as RTBOOT. If RTBOOT_is connected to logic "0", the B64843RH will initialize in RT mode with the Busy status word bit set following power turn-on. If RTBOOT_is hardwired to logic "1", the B64843RH will initialize in either Idle mode (for an RT-only part), or in BC mode (for a BC/RT/MT part).
A11	1	Lower 12 bits of 16-bit bi-directional address bus.
A10	2	
A9	75	In both the buffered and transparent modes, the host CPU accesses B64843RH registers and internal RAM
A8	7	by means of A11 - A0.
A7	12	In buffered mode, A12-A0 are inputs only. In the
A6	27	transparent mode, A12-A0 are inputs during CPU accesses and become outputs, driving outward
A5	74	(towards the CPU) when the 1553 protocol/memory
A4	78	management logic accesses up to 64K words of external RAM.
A3	13	In transparent mode, the address bus is driven outward
A2	19	only when the signal DTACK_is low (indicating that the B64843RH has control of the RAM interface bus)
A1	33	and IOEN_is high, indicating a non-host access. Most
A0	18	of the time, including immediately after power turn-on, A12-A0 (or A15-A0) will be in high impedance (input) state.

	TABLE 54. PROCESSOR INTERFACE CONTROL				
SIGNAL NAME	PI N	DESCRIPTION			
SELECT_(I)	66	Device Select.			
		Generally connected to a CPU address decoder output to select B64843RH for a transfer to/from either RAM or register.			
STRBD_(I)	68	Strobe Data.			
		Used in conjunction with \$\overline{SELECT}\$ to initiate and control the data transfer cycle between the host processor and \$B64843RH\$. \$\overline{STRBD}\$ must be asserted low through the full duration of the transfer cycle.			
RD / WR_(I)	71	Read/Write.			
		For host processor access, RD/WR selects between reading and writing. In the 16-bit buffered mode, if POL_SEL is logic "0", then RD/WR should be low (logic "0") for read accesses and high (logic "1") for write accesses. If POL_SEL is logic "1", or the interface is configured for a mode other than 16-bit buffered mode, then RD/WR is high (logic "1") for read accesses and low (logic "0") for write accesses.			
ADDR_LAT(I) /MEMOE_(O)	20	Memory Output Enable or Address Latch.			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		In buffered mode, the ADDR_LAT input is used to configure the buffers for A15-A0, SELECT, MEM/REG, and MSB/LSB (for 8-bit mode only) in latched mode (when low) or transparent mode (when high). That is, the B64843RH's internal transparent latches will track the			



		values on A15-A0, SELECT, MEM/REG, and MSB/LSB when ADDR_LAT is high, and latch the values when ADDR_LAT goes low. In general, for interfacing to processors with a non-multiplexed address/data bus, ADDR_LAT should be hardwired to logic "1". For interfacing to processors with a multiplexed address/data bus, ADDR_LAT should be connected to a signal that indicates a valid address when ADDR_LAT is logic "1". In transparent mode, MEMOE output signal is used to enable data outputs for external RAM read cycles (normally connected to the OE insert signal as a statement and signal is used.)
	20	input signal on external RAM chips).
ZEROWAIT _(I)	28	Memory Write or Zero Wait.
/MEMWR_(O)		
		In buffered mode, input signal (ZEROWAIT) used to select between the zero wait mode (ZEROWAIT = "0") and the non-zero wait mode (ZEROWAIT = "1").
		In transparent mode, active low output signal (MEMWR) asserted low during memory write transfers to strobe data into external RAM
		(normally connected to the WR_input signal on external RAM chips).
16 / 8_(I)	29	Data Transfer Request or Data Bus Select.
/DTREQ_(O)		
/DTREQ_(O)		In buffered mode, input signal $16/\overline{8}$ used to select between the 16 bit
		data transfer mode $(16/\overline{8} = "1")$ and the 8-bit data transfer mode $(16/\overline{8} = "0")$.
		In transparent mode (16-bit only), active low level output signal
		DTREQ_used to request access to the processor/RAM interface bus
		(address and data buses).
MSB / LSB (I) /DTGRT_(I)	72	Data Transfer Grant or Most Significant Byte/Least Significant Byte.
		In 8-bit buffered mode, input signal (MSB/LSB) used to indicate which byte is currently being transferred (MSB or LSB). The logic sense of MSB/LSB is controlled by the POL_SEL input. MSB/LSB is not used in the 16-bit buffered mode.
		In transparent mode, active low input signal (DTGRT) asserted in response to the DTREQ output to indicate that control of the external processor/RAM bus has been transferred from the host processor toB64843RH.
POL_SEL (I) /DTACK_(O)	35	Data Transfer Acknowledge or Polarity Select.
		In 16-bit buffered mode, if POL_SEL is connected to logic "1", RD/WR should be asserted high (logic "1") for a read operation and low (logic "0") for a write operation. In 16-bit buffered mode, if POL_SEL is connected to logic "0", RD/WR_should be asserted low (logic "0") for a read operation and high (logic "1") for a write operation. In 8-bit buffered mode (TRANSPARENT/ BUFFERED = "0" and 16/8 = "0"), POL_SEL input signal used to control the logic sense of the MSB/\overline{LSB}\) signal. If POL_SEL is connected to logic "0", MSB/\overline{LSB}\) should be asserted low (logic "0") to indicate the transfer of the least significant byte and high (logic "1") to indicate the transfer of the most significant byte. If POL_SEL is connected to logic "1", MSB/\overline{LSB}\) should be asserted high (logic "1") to indicate the transfer of the least significant byte and low (logic "0") to indicate the transfer of the most significant byte and low (logic "0") to indicate the transfer of the most significant byte. In transparent mode, active low output signal (\overline{DTACK}) used to indicate
		acceptance of the processor/RAM interface bus in response to a data



		中国航天 Beijing Microelectronics Technology Institute			
		transfer grant (\overline{DTGRT}). B64843RH RAM transfers over A15-A0 and D15-D0 will be framed by the time that \overline{DTACK} _is asserted low.			
TRIG_SEL (I)	34	Memory Enable or Trigger Select input.			
/MEMENA_IN (I)		In 8-bit buffered mode, input signal (TRIG-SEL) used to select the order in which byte pairs are transferred to or from B64843RH by the host processor. In the 8-bit buffered mode, TRIG_SEL should be			
		asserted high (logic 1) if the byte order for both read operations and write operations is MSB followed by LSB. TRIG_SEL should be asserted low (logic 0) if the byte order for both read operations and write operations is LSB followed by MSB.			
		This signal has no operation in the 16-bit buffered mode (it does not need to be connected).			
		In transparent mode, active low input MEMENA_IN, used as a Chip Select (CS) input to the B64843RH's internal shared RAM. If only internal RAM is used, should be connected directly to the output of a gate that is OR'ing the DTACK_and IOEN_output signals.			
MEM /REG (I)	6	Memory/Register.			
		Generally connected to either a CPU address line or address decoder output. Selects between memory access (MEM/REG_= "1") or register			
SSFLAG (I) /EXT_TRIG(I)	37	access (MEM/REG_= "0"). Subsystem Flag (RT) or External Trigger (BC/Word Monitor) input.			
_		In RT mode , if this input is asserted low, the Subsystem Flag bit will be			
		set in the B64843RH's RT Status Word. If the SSFLAG_input is logic "0"			
		while bit 8 of Configuration Register #1 has been programmed to logic			
		"1" (cleared), the Subsystem Flag RT Status Word bit will become logic "1," but bit 8 of Configuration Register #1, SUBSYSTEM FLAG, will			
		return logic "1" when read. That is, the sense on the SSFLAG_Input has no effect on the SUBSYSTEM FLAG register bit.			
		In the non-enhanced BC mode, this signal operates as an External Trigger input. In BC mode, if the external BC Start option is enabled (bit			
		7 of Configuration Register #1), a low to high transition on this input will issue a BC Start command, starting execution of the current BC frame.			
		In the enhanced BC mode, during the execution of a Wait for External			
		Trigger (WTG) instruction, the B64843RH BC will wait for a low-to-high transition on EXT_TRIG before proceeding to the next instruction.			
		In the Word Monitor mode, if the external trigger is enabled (bit 7 of			
		Configuration Register #1), a low to high transition on this input will initiate a monitor start.			
		This input has no effect in Message Monitor mode.			
TRANSPAREN	61	Used to select between the buffered mode (when strapped to logic "0")			
T/ BUFFERED (I)		and transparent/DMA mode (when strapped to logic "1") for the host processor interface.			
READYD_(O)	62	Handshake output to host processor.			
		For a nonzero wait state read access, READYD is asserted at the end of			
		a host transfer cycle to indicate that data is available to be read on D15			
		through D0 when asserted (low). For a nonzero wait state write cycle,			
		READYD is asserted at the end of the cycle to indicate that data has been			
		transferred to a register or RAM location. For both nonzero wait reads and writes, the host must assert STRBD low until READYD is asserted			
		and writes, the host must assert STRDD_low until READTD is asserted			



		low.			
		In the (buffered) zero wait state mode, this output is normally logic			
		"1", indicating that the B64843RH is in a state ready to accept a			
		subsequent host transfer cycle. In zero wait mode, READYD will			
		transition from high to low during (or just after) a host transfer cycle,			
		when the B64843RH initiates its internal transfer to or from registers or			
		internal RAM. When the B64843RH completes its internal transfer,			
		READYD returns to logic "1", indicating it is ready for the host to initiate			
		a subsequent transfer cycle.			
IOEN (O)	64	I/O Enable.			
		Tri-state control for external address and data buffers. Generally not used			
		in buffered mode. When low, indicates that the B64843RH is currently			
		performing a host access to an internal register, or internal (for			
		transparent mode) external RAM. In transparent mode, $\overline{\text{IOEN}}_{_}(\text{low})$			
		should be used to enable external address and data bus tri-state buffers.			

		TABLE 55. RT ADDRESS			
SIGNAL					
NAME	PIN	DESCRIPTION			
RTAD4 (MSB)	40	RT Address input.			
(I)					
RTAD3 (I)	39	If bit 5 of Configuration Register #6, RT ADDRESS SOURCE, is			
RTAD2 (I)	24	programmed to logic "0" (default), then the B64843RH's RT address is			
RTAD1 (I)	45	provided by means of these 5 input signals. In addition, if RT ADDRESS			
RTAD0 (LSB)	38	SOURCE is logic "0", the source of RT address parity is RTADP.			
(I)		There are many methods for using these input signals for designating the			
		B64843RH's RT address. For details, refer to the description of			
		RT_AD_LAT.			
		If RT ADDRESS SOURCE is programmed to logic "1", then the			
		B64843RH's source for its RT address and parity is under software			
		control, via data lines D5-D0. In this case, the RTAD4-RTAD0 and			
		RTADP signals are not used.			
RTADP (I)	44	Remote Terminal Address Parity.			
		This input signal must provide an odd parity sum with RTAD4-RTAD0 in			
		order for the RT to respond to non-broadcast commands. That is, there			
		must be an odd number of logic "1"s from among RTAD-4-RTAD0 and			
		RTADP.			
RT_AD_LAT	36	RT Address Latch.			
(I)					
		Input signal used to control the B64843RH's internal RT address latch. If			
		RT_AD_LAT is connected to logic "0", then the B64843RH's RT is			
		configured to accept a hardwired (transparent) RT address from			
		RTAD4-RTAD0 and RTADP.			
		If RT_AD_LAT is initially logic "0", and then transitions to logic "1", the			
		values presented on RTAD4-RTAD0 and RTADP will be latched			
		internally on the rising edge of RT_AD_LAT.			
		If RT_AD_LAT is connected to logic "1", then the B64843RH's RT			
		address is latchable under host processor control. In this case, there are two			
		possibilities: (1) If bit 5 of Configuration Register #6, RT ADDRESS SOURCE, is programmed to logic "0" (default), then the source of the RT			
		Address is the RTAD4-RTAD0 and RTADP input signals. (2) If RT			
		ADDRESS SOURCE is programmed to logic "1", then the source of the			
]	ADDRESS SOURCE is programmed to logic 1, then the source of the			



RT Address is the lower 6 bits of the processor data bus, D5-D1 (for RTAD4-0) and D0 (for RTADP).

In either of these two cases (with RT_AD_LAT = "1"), the processor will cause the RT address to be latched by: (1) Writing bit 15 of Configuration Register #3, ENHANCED MODE ENABLE, to logic "1". (2) Writing bit 3 of Configuration Register #4, LATCH RT ADDRESS WITH CONFIGURATION REGISTER #5, to logic "1". (3) Writing to Configuration Register #5. In the case of RT ADDRESS SOURCE = "1", then the values of RT address and RT address parity must be written to the lower 6 bits of Configuration Register #5, via D5-D0. In the case where RT ADDRESS SOURCE = "0", the bit values presented on D5-D0 become "don't care".

TABLE 56. MISCELLANEOUS			
SIGNAL NAME	PI N	DESCRIPTION	
UPADDREN (I)	14	This signal is used to control the function of the upper 4 address inputs (A15-A12). For B64843RH(4KRAM) if UPADDREN is connected to logic "1", then these four signals operate as address lines A15-A12. If UPADDREN is connected to logic "0", then A15 and A14 function as CLK_SEL_1 and CLK_SEL_0 respectively; A13 MUST be connected to +3.3V-LOGIC; and A12 functions as RTBOOT.	
INCMD _(O) /MCRST_(O)	32	In-command or Mode Code Reset. The function of this pin is controlled by bit 0 of Configuration Register #7, MODE CODE RESET/INCMD SELECT. If this register bit is logic "0" (default), INCMD will be active on this pin. For BC, RT, or Selective Message Monitor modes, INCMD is asserted low whenever a message is being processed by the B64843RH. In Word Monitor mode, INCMD will be asserted low for as long as the monitor is online. For RT mode, if MODE CODE RESET/INCMD SELECT is programmed to logic "1", MCRST will be active. In this case, MCRST will be asserted low for two clock cycles following receipt of a Reset remote terminal mode command. In BC or Monitor modes, if MODE CODE RESET/INCMD SELECT is logic "1", this signal is inoperative; i.e., in this case, it will always output a value of logic "1".	
INT (O)	63	Interrupt Request output. If the LEVEL/PULSE interrupt bit (bit 3) of Configuration Register #2 is logic "0", a negative pulse of approximately 500ns in width is output on INT to signal an interrupt request. If LEVEL/PULSE is high, a low level interrupt request output will be asserted on INT. The level interrupt will be cleared (high) after either: (1) The processor writes a value of logic "1" to INTERRUPT RESET, bit 2 of the Start/Reset Register; or (2) If bit 4 of Configuration Register #2, INTERRUPT STATUS AUTO-CLEAR is logic "1" then it will only be necessary to read the Interrupt Status Register (#1 and/or #2) that is requesting an interrupt enabled by the corresponding Interrupt Mask Register. However, for the case where both Interrupt Status Register #1 and Interrupt Status Register #2 have bits set reflecting interrupt events, it will be necessary to read	



		both interrupt status registers in order to clear INT.		
CLOCK_IN (I)	26	20 MHz, 16 MHz, 12 MHz, or 10 MHz clock input.		
TX_INH_A (I)	65	Transmitter inhibit inputs for Channel A and Channel B,		
TX_INH_B (I)	67	MIL-STD-1553 transmitters.		
		For normal operation, these inputs should be connected to logic "0". To force a shutdown of Channel A and/or Channel B, a value of logic "1" should be applied to the respective TX_INH input.		
MSTCLR(I)	25	Master Clear. Negative true Reset input, normally asserted low		
		following power turn-on.		
TAG_CLK (I)	23	Time Tag Clock. External clock that may be used to increment the		
		Time Tag Register. This option is selected by setting Bits 7, 8 and 9		
		of Configuration Register # 2 to Logic "1".		

TABLE 57. NO USER CONNECTIONS				
SIGNAL	PIN	DESCRIPTION		
NAME		DESCRIPTION		
NC	4			
	8			
	9	No Hear Connections to those mine allowed		
	11	No User Connections to these pins allowed.		
	16			
	21			



7. PACKAGE




FIGURE 17. MECHANICAL OUTLINE OF B64843RH(80-PIN CERAMIC GULL WING)

TABLE 58 M	ECHANICA	L OUTLINE DI	MENSION	
SYMBOL		VALUE		
SIMBUL	MINI	TYPE	MAX	
A	3. 30		3. 90	
A1	0.05		0. 41	
b	0.33		0. 43	
С	0.10		0. 20	
е		1. 016		
Z			2. 54	
D/E	22. 12		22. 58	
HD/HE	27. 32		28. 98	
L1	1. 25		1. 524	
L	2.60		3. 20	
Note: Dimensions are in mm. Tolerances = ± 0.5 mm unless				






FIGURE 18. MECHANICAL OUTLINE OF B64843RH(80-PIN CERAMIC FLAT)

TABLE 59 MECHANICAL OUTLINE DIMENSION				
SYMBOL		VALUE		
SIMDOL	MINI	TYPE	MAX	
A	3. 30		3. 90	
b	0. 33		0. 43	
С	0. 10		0. 20	
е		1. 016		
Z			2. 54	
D	22. 12		22. 58	
m		12. 7		
n		5. 08		
р	47. 73		47. 77	
q		59. 94		
r		0. 635		



S	 1. 27	
t	 23. 114	

Note: Dimensions are in mm. Tolerances = ± 0.5 mm unless otherwise specified.

8. INFORMATION OF SYMBOL




FIGURE 19. INFORMATION OF SYMBOL(GULL WING/FLAT)


Note:

- a) TRADEMARK; BMTI
- b) QUALITY IDENTIFIER: QJB(H)/K or QJB(H)
- c) CIRCIUT TYPE; B64843RH
- d) VERSION NUMBER: V1-A1-B1
- e) ESD IDENTIFIER: Δ
- f) BATCH NUMBER: XXXX
- g) CIRCIUT NUMBER; YYY
- h) ANCHOR POINT;



APPENDIX 1 1553B MESSAGE WORD FORMAT


Three typical word formats of MIL-STD-1553B protocol are **command word, data word and status word.**




- A: MESSAGE ERROR
- **B: INSTRUMENTATION**
- C: SERVICE REQUEST
- D: BROADCAST COMMAND RECEIVED
- E: BUSY
- F: SUBSYSTEM FLAG
- G: DYNAMIC BUS CONTROL ACCEPTANCE
- H: TERMINAL FLAG
- P: PARITY



APPENDIX 2 1553B INFORMATION TANSFER FORMATS



Information Transfer Formats (No Broadcast)



Information Transfer Formats (Broadcast)





Service and Support:

Service and Support:

Address: No.2 Siyingmen N. Road. Donggaodi. Fengtai District.Beijing.China.

Department: Department of international cooperation

Telephone: +86(0)10-67968115-6751

Email: gjhz@mxtronics.com

Fax: +86(0)10-68757706

Zip code: 100076