

Ver 1.3

## Radiation-Hardened SRAM

# Datasheet

Part Number: B8CR1M32RH



北京微电子技术研究所

Beijing Microelectronics Technology Institute

中国航天

## Page of Revise Control


Version No.	Publish Time	Revised Chapter	Revise Introduction	Note
1.0	09.20.2016		Document creation	
1.1	03.26.2017		Advance information datasheet document	
1.2	03.06.2018		Text modification	
1.3	27.07.2018		Template change	

# TABLE OF CONTENTS

1. Features .....	1
2. General Description .....	1
3. Block Diagram .....	2
4. Pin Description.....	3
5. Pin Configurations (Appendix 1) .....	4
6. Product Description .....	4
6.1    Quality Grade and Production Standard .....	4
6.2    Function Description.....	4
6.3    Absolute Maximum Ratings .....	6
6.4    Recommended Operating Conditions .....	6
7. Electrical Characteristics .....	6
7.1    DC Electrical Characteristics (Pre and Post-Radiation) .....	6
7.2    Read Cycle AC Electrical Characteristics (Pre and Post-Radiation) .....	8
7.3    Write Cycle AC Electrical Characteristics (Pre and Post-Radiation) .....	10
8. Typical Application (Appendix 2) .....	13
9. Packaging.....	13
10. Naming Rule .....	14
11. Replaced Product .....	14
Appendix 1.....	16
Appendix 2.....	18

## 1. Features

- 20 ns maximum read time
- 10 ns minimum write time
- Asynchronous operation
- CMOS compatible inputs and output levels,  
three-state bidirectional data bus
- I/O Voltage 3.3 V, core Voltage 1.2 V
- ESD better than 2000 V
- Operational environment:
  - Total-dose: 100 K Rad (Si)
  - SEL Immune: > 75 MeV cm<sup>2</sup>/mg
  - SEU Error Rate: ≤1E-10 errors/bit-day in Geosynchronous Orbit
- Packaging options
  - 84-lead ceramic quad flatpack (CQFP84)



## 2. General Description

The B8CR1M32RH is a high-performance radiation-hardened CMOS static SRAM organized as 1024K words by 32 bits. Fabricated with industry-standard CMOS technology, the device works in asynchronous mode and requires no external clocks. The combination of radiation-hardness, fast access time, and low power consumption makes the B8CR1M32RH ideal for high speed system designed for operation in radiation environments.

### 3. Block Diagram




Figure 1. B8CR1M32RH Block Diagram

## 4. Pin Description




Figure 2. B8CR1M32RH SRAM Pinout

Table 1. Pin Name

Pin Names	Functions
A0~A19	Address
DQ0~DQ31	Data Input / Output
$\bar{E}$	Chip Enable (Active Low)
$\bar{W}$	Write Enable (Low Write Enable, and High Read Enable)
$\bar{G}$	Output Enable (Active Low)

V <sub>DD1</sub>	Power (1.2 V)
V <sub>DD2</sub>	Power (3.3 V)
V <sub>SS</sub>	Ground
NC	No Connect

## 5. Pin Configurations (Appendix 1)

## 6. Product Description

### 6.1 Quality Grade and Production Standard

The quality grade of the radiation-hardened SRAM B8CR1M32RH is YB. And B8CR1M32RH is up to GJB597A-1996 and the HX 64083A-2017 space application semiconductor IC standard.

### 6.2 Function Description

The B8CR1M32RH has three control inputs, Chip Enable  $\bar{E}$ , Write Enable  $\bar{W}$ , and Output Enable ( $\bar{G}$ ), 20 address inputs A (19:0), and 32 data lines, DQ0~DQ31.

Table 2. Device Operation Truth Table

Inputs			Outputs	
$\bar{G}$	$\bar{W}$	$\bar{E}$	I/O Mode	Mode
X <sup>1</sup>	X <sup>1</sup>	1	DQ(31:0) 3-State	Standby
X	0	0	DQ(31:0) Data in	Write
0	1	0	DQ(31:0) Data out	Read
1	1	0	DQ(31:0) 3-State	Read DQ 3-State

Notes: 1. X = Don't care

#### ◆ Read Cycle

A combination of  $\bar{W}$  greater than V<sub>IH(min)</sub> and  $\bar{E}$  less than V<sub>IL(max)</sub> defines a read cycle. Read access time is measured from the latter of chip enable, output enable,

or valid address to valid data output.

SRAM Read Cycle 1, the Address Access in Figure 4, is initiated by a change in address inputs while the chip is enabled with  $\bar{G}=0$ ,  $\bar{W}=1$ . Valid data appears on data outputs DQ(31:0) after the specified  $t_{AVQV}$  is satisfied. Outputs remain active throughout the entire cycle. As long as chip enables and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time ( $t_{AVAV}$ ).

SRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 5, is initiated by  $\bar{G}=0$ ,  $\bar{W}=1$ , and the addresses remain stable for the entire cycle. After the specified  $t_{ETQV}$  is satisfied, the word addressed by A(19:0) is accessed and appears at the data outputs DQ(31:0).

SRAM Read Cycle 3, the Output Enable-controlled Access in Figure 6, is initiated by  $\bar{E}=0$ ,  $\bar{W}=1$ , and the addresses are stable. Read access time is  $t_{GLQV}$  unless  $t_{AVQV}$  or  $t_{ETQV}$  have not been satisfied.

### ◆ Write Cycle

A combination of  $\bar{W}$  and  $\bar{E}$  less than  $V_{IL}(\max)$  defines a write cycle. The state of  $\bar{G}$  is a “don’t care” for a write cycle. The outputs are placed in the high-impedance state when either  $\bar{G}$  is greater than  $V_{IH}(\min)$ , or when  $\bar{W}$  is less than  $V_{IL}(\max)$ .

Write Cycle 1, the Write Enable-controlled Access in Figure 7, is defined by a write terminated by  $\bar{W}$  going high, with  $\bar{E}=0$ . The write pulse width is defined by  $t_{WLWH}$  when the write is initiated by  $\bar{W}$ , and by  $t_{ETWH}$  when the write is initiated by  $\bar{E}$ . Unless the outputs have been previously placed in the high-impedance state by  $\bar{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the pins DQ(31:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access in Figure 8, is defined by a write terminated by  $\bar{E}$  going inactive. The write pulse width is defined by  $t_{WLEF}$  when the write is initiated by  $\bar{W}$ , and by  $t_{ETEF}$  when the write is initiated by  $\bar{E}$  going active. For the  $\bar{W}$  initiated write, unless the outputs have been previously placed in the high-impedance state by  $\bar{G}$ , the user must wait  $t_{WLQZ}$  before applying data to the pins DQ(31:0) to avoid bus contention.

## 6.3 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Limits
$V_{DD1}$	Core supply voltage	-0.3V ~ +1.35 V
$V_{DD2}$	I/O supply voltage	-0.3V ~ +3.8 V
$V_{I/O}$	Voltage on any pin	-0.3V ~ +3.8 V
$T_{STG}$	Storage Temperature	-65°C ~ 150°C
$P_D$	Maximum power dissipation	2W
$T_J$	Maximum junction temperature	+150°C
$R_{th(J-C)}$	Thermal resistance, junction-to-case	5°C/W

## 6.4 Recommended Operating Conditions

Table 4. Recommended Operating Conditions

Symbol	Parameter	Limits
$V_{DD1}$	Core supply voltage	1.08 V ~ 1.32V
$V_{DD2}$	I/O supply voltage	2.97 V ~ 3.63 V
$T_C$	Case temperature range	-55°C ~ +125°C
$V_I$	DC input voltage	0 V ~ $V_{DD2}$

Notes: The correct power-up sequence should be  $V_{DD1} \rightarrow V_{DD2}$ .

## 7. Electrical Characteristics

### 7.1 DC Electrical Characteristics

Table 5. DC Parameter Table ( I )

<b>Parameter</b>	<b>Symbol</b>	<b>Condition</b> (GND=0V, -55°C≤TA≤125°C) 1.08V≤V <sub>DD1</sub> ≤1.32V、2.97V≤V <sub>DD2</sub> ≤3.63V	<b>Limits</b>		<b>UNIT</b>
			<b>MIN</b>	<b>MAX</b>	
High-level input voltage	V <sub>IH</sub>		.7*V <sub>DD2</sub>	—	V
Low-level input voltage	V <sub>IL</sub>		—	.3*V <sub>DD2</sub>	V
High-level output voltage	V <sub>OH</sub>	V <sub>DD2</sub> =2.97V, I <sub>OH</sub> =-4 mA, all outputs needed are tested	.8*V <sub>DD2</sub>	—	V
Low-level output voltage	V <sub>OL</sub>	V <sub>DD2</sub> =2.97V, I <sub>OL</sub> =8 mA, all outputs needed are tested	—	.2*V <sub>DD2</sub>	V
High-level input leakage current	I <sub>IH</sub>	V <sub>DD2</sub> =3.63V, V <sub>DD1</sub> =1.32V, V <sub>I</sub> =3.63V, all inputs are tested	-2	2	μA
Low-level input leakage current	I <sub>IL</sub>	V <sub>DD2</sub> =3.63V, V <sub>DD1</sub> =1.32V, V <sub>I</sub> = 0V, all inputs are tested	-2	2	μA
Three-state (high-level) output leakage current	I <sub>OZH</sub>	V <sub>DD2</sub> =3.63V, V <sub>DD1</sub> =1.32V, V <sub>O</sub> =V <sub>DD2</sub> , all bidirectional I/O are tested	-2	2	μA
Three-state (low-level) output leakage current	I <sub>OZL</sub>	V <sub>DD2</sub> =3.63V, V <sub>DD1</sub> =1.32V, V <sub>O</sub> =0, all bidirectional I/O are tested	-2	2	μA
VDD1 Supply current read operation @ 1MHz	I <sub>DD1(OP1)</sub>	CMOS inputs : V <sub>IL</sub> =V <sub>SS</sub> +0.2V, V <sub>IH</sub> =V <sub>DD2</sub> -0.2V, I <sub>OUT</sub> =0 V <sub>DD2</sub> = V <sub>DD2</sub> (max)	V <sub>DD1</sub> =1.32V	—	90 mA
			V <sub>DD1</sub> =1.2V	—	80 mA
VDD1 Supply current read operation @ 50MHz	I <sub>DD1(OP2)</sub>	CMOS inputs : V <sub>IL</sub> =V <sub>SS</sub> +0.2V, V <sub>IH</sub> =V <sub>DD2</sub> -0.2V, I <sub>OUT</sub> =0, V <sub>DD2</sub> = V <sub>DD2</sub> (max)	V <sub>DD1</sub> =1.32V	—	110 mA
			V <sub>DD1</sub> =1.2V	—	100 mA

VDD2 Supply current read operation @ 1MHz	$I_{DD2(OP1)}$	CMOS inputs: $V_{IL}=V_{SS}+0.2V$ $V_{IH}=V_{DD2}-0.2V, I_{OUT}=0,$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	5	mA
VDD2 Supply current read operation @ 50MHz	$I_{DD2(OP2)}$	CMOS inputs: $V_{IL}=V_{SS}+0.2V$ $V_{IH}=V_{DD2}-0.2V, I_{OUT}=0$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	5	mA
Supply current standby @0Hz	$I_{DD1(SB)}$	CMOS inputs $I_{OUT}=0 \quad \bar{E} = V_{DD} - 0.2V$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	90	mA
Supply current standby@0Hz	$I_{DD2(SB)}$	CMOS inputs $I_{OUT}=0 \quad \bar{E} = V_{DD} - 0.2V$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	3	mA
Supply current standby A<19:0>@50MHz	$I_{DD1(SB)}$	CMOS inputs $I_{OUT}=0 \quad \bar{E} = V_{DD} - 0.2V$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	90	mA
Supply current standby A<19:0>@50MHz	$I_{DD2(SB)}$	CMOS inputs $I_{OUT}=0 \quad \bar{E} = V_{DD} - 0.2V$ $V_{DD2}= V_{DD2}(\text{max}), V_{DD1}= V_{DD1}(\text{max})$	—	3	mA
Note: * the post-irradiation performance is guaranteed at 25°C					
1. $V_{IH}=V_{DD2},$					

## 7.2 Read Cycle AC Electrical Characteristics

Table 6. Read Cycle AC Parameters


<b>Parameter</b>	<b>Symbol</b>	<b>Condition</b> ( $V_{DD1}=V_{DD1}(\text{min}),$ $V_{DD2}=V_{DD2}(\text{min}),$ $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ )	<b>Limits</b>		<b>UNIT</b>
			<b>MIN</b>	<b>MAX</b>	
Read cycle time	$t_{AVAV}^1$	Figure 4	20	—	ns
Address to data valid	$t_{AVQV}$		—	20	ns
Output hold time from address change	$t_{AXQX}^2$		1.5	—	ns

$\overline{G}$ -controlled output enable time	$t_{GLQX}^{2,1}$	Figure 6	1	—	ns
			—	10	ns
			1	8	ns
$\overline{G}$ -controlled output three-state time	$t_{GHQZ}^2$	Figure 5	4	—	ns
			—	20	ns
			2	9	ns

Notes:


\* the post-irradiation performance is guaranteed at 25°C

1. Guaranteed but not tested.
2. Three-state is defined as a 200mV change from steady-state output voltage.
3. The ET (chip enable true) notation refers to the latter falling edge of  $\overline{E}$ .
4. The EF (chip enable false) notation refers to the latter rising edge of  $\overline{E}$ .




Assumptions:  $\overline{E} \leq V_{IL}(\max)$ ,  $\overline{G} \leq V_{IL}(\max)$ ,  $\overline{W} \geq V_{IH}(\min)$

Figure 4. SRAM Read Cycle 1: Address Access



Assumptions:  $\bar{G} \leq V_{IL}(\text{max})$ ,  $\bar{W} \geq V_{IH}(\text{min})$

Figure 5. SRAM Read Cycle 2: Chip Enable Access



Assumptions:  $\bar{E} \leq V_{IL}(\text{max})$ ,  $\bar{W} \geq V_{IH}(\text{min})$


Figure 6. SRAM Read Cycle 3: Output Enable Access

### 7.3 Write Cycle AC Electrical Characteristics

Table 7. Write Cycle AC Parameter ( I )


Parameter	Symbol	Condition ( $V_{DD1}=V_{DD1}(\text{min})$ , $V_{DD2}=V_{DD2}(\text{min})$ , $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ )	Limits		UNIT
			MIN	MAX	
Write cycle time	$t_{AVAV}$ <sup>1</sup>	Figure 7 & Figure 8	10	—	ns
Chip enable to end of write	$t_{ETWH}$	Figure 7	6	—	ns
Address setup time for write ( $\bar{E}$ -controlled)	$t_{AVET}$		0	—	ns

Address setup time for write ( $\overline{W}$ -controlled)	$t_{AVWL}$	Figure 7	0	—	ns
Write pulse width	$t_{WLWH}$	Figure 7	6	—	ns
Address hold time for write ( $\overline{W}$ -controlled)	$t_{WHAX}$	Figure 7	2	—	ns
Address hold time for chip enable ( $\overline{E}$ -controlled)	$t_{EFAX}$	Figure 8	2	—	ns
$\overline{W}$ -controlled three-state time	$t_{WLQZ}^2$	Figure 7	—	9	ns
$\overline{W}$ -controlled output enable time	$t_{WHQX}^2$	Figure 7	2	—	ns
Chip enable pulse width ( $\overline{E}$ -controlled)	$t_{ETEF}$	Figure 8	6	—	ns
Data setup time	$t_{DVWH}$	Figure 7	2	—	ns
Data hold time	$t_{WHDX}$	Figure 7	2	—	ns
Chip enable controlled write pulse width	$t_{WLEF}$	Figure 8	6	—	ns
Data setup time	$t_{DVEF}$	Figure 8	2	—	ns
Data hold time	$t_{EFDX}$	Figure 8	2	—	ns
Address valid to end of write	$t_{AVWH}$	Figure 7	6	—	ns
Write disable time	$t_{WHWL}^1$	Figure 7	2	—	ns
Notes:					
* the post-irradiation performance is guaranteed at 25°C					
1. Tested with $\overline{G}$ high.					
2. Three-state is defined as 200mV change from steady-state output voltage.					



Assumptions:  $\bar{G} \leq V_{IL}(\max)$

Figure 7. SRAM Write Cycle 1:  $\bar{W}$ -controlled Access




Assumption:  $\bar{G} \leq V_{IL}(\max)$

Figure 8. SRAM Write Cycle 2: Enable-chip Controlled Access

## 8. Typical Application (Appendix 2)

## 9. Packaging

The SRAM B8CR1M32RH utilizes 84-Lead Ceramic Quad Flatpack as shown in Figure 9 and the corresponding dimensions are listed in Table 8, which is accordance with GB/T7092.



Notes:

1. The lid is electrically connected to VSS.


Figure 9. Package Outline

Table 8. Package Dimensions

Symbol	Min	Normal	Max
A	1.83	—	2.93
b	0.20	—	0.55
C	0.10	—	0.20
C1	0.5	—	1.28
D/E	54.07	—	56.67
D1/E1	44.46	—	45.96
D2/E2	28.62	—	29.80
e	—	1.27	—
Z	1.13	—	2.31

## 10. Naming Rule

B8CR1M32RH



## 11. Replaced Product

Device Type	Substituted Device Type
B8CR1M32RH	Aeroflex UT8ER1M32

Comparison	Device Type	Substituted Device Type	Differences and compatibility
	B8CR1M32RH	Aeroflex UT8ER1M32	
Storage capacity	1Mx32bit	1Mx32bit	Identical
Read access time	≤20ns	≤20ns	Identical
Write access time	≤10ns	≤10ns	Identical
V <sub>IH</sub>	≥0.7×VDD2	≥0.7×VDD2	Identical
V <sub>IL</sub>	≤0.3×VDD2	≤0.3×VDD2	Identical
V <sub>OH</sub>	≥0.8×VDD2	≥0.8×VDD2	Identical
V <sub>OL</sub>	≤0.2×VDD2	≤0.2×VDD2	Identical
I <sub>DD1(OP2)</sub>	≤110mA	≤225mA	Inconformity (B8CR1M32RH is better than UT8ER1M32 in I <sub>DD1(OP2)</sub> )
ESD	2000V	2000V	Identical
Total-dose	100Krad (Si)	100Krad (Si)	Identical
SEL Immune	≥99.8MeV•cm <sup>2</sup> /mg	≥110MeV•cm <sup>2</sup> /mg	Inconformity (Limited to domestic SEL test conditions)
SEU Soft error rate	≤6.35×10 <sup>-13</sup> upsets/bit-day in Geosynchronous Orbit	≤6×10 <sup>-16</sup> upsets/bit-day (with EDAC) ≤6.3×10 <sup>-7</sup> upsets/bit-day (without EDAC)	Inconformity (B8CR1M32RH itself is radiation hardened by design and is convenient to use)

## Appendix 1

Pin Descriptions are listed in Table 9:

Table 9. Pin Symbols and Functions

Pin NO.	Symbol	Functions	Pin NO.	Symbol	Functions
1	V <sub>SS</sub>	Ground	43	V <sub>SS</sub>	Ground
2	DQ0	I/O	44	DQ31	I/O
3	DQ1	I/O	45	DQ30	I/O
4	DQ2	I/O	46	DQ29	I/O
5	DQ3	I/O	47	DQ28	I/O
6	V <sub>DD2</sub>	Power(3.3V)	48	V <sub>DD2</sub>	Power(3.3V)
7	DQ4	I/O	49	DQ27	I/O
8	DQ5	I/O	50	DQ26	I/O
9	DQ6	I/O	51	DQ25	I/O
10	DQ7	I/O	52	DQ24	I/O
11	V <sub>SS</sub>	Ground	53	V <sub>SS</sub>	Ground
12	DQ8	I/O	54	DQ23	I/O
13	DQ9	I/O	55	DQ22	I/O
14	DQ10	I/O	56	DQ21	I/O
15	DQ11	I/O	57	DQ20	I/O
16	V <sub>DD2</sub>	Power(3.3V)	58	V <sub>DD2</sub>	Power(3.3V)
17	DQ12	I/O	59	DQ19	I/O
18	DQ13	I/O	60	DQ18	I/O
19	DQ14	I/O	61	DQ17	I/O
20	DQ15	I/O	62	DQ16	I/O
21	V <sub>SS</sub>	Ground	63	V <sub>SS</sub>	Ground
22	V <sub>SS</sub>	Ground	64	V <sub>SS</sub>	Ground
23	V <sub>DD1</sub>	Power(1.2V)	65	V <sub>DD1</sub>	Power(1.2V)
24	A11	Address	66	A10	Address
25	A12	Address	67	A9	Address

26	A13	Address	68	V <sub>DD1</sub>	Power(1.2V)
27	V <sub>SS</sub>	Ground	69	A8	Address
28	V <sub>DD1</sub>	Power(1.2V)	70	A7	Address
29	A14	Address	71	A6	Address
30	A15	Address	72	W̄	Write Enable
31	A16	Address	73	V <sub>SS</sub>	Ground
32	̄E	Chip Enable	74	V <sub>DD2</sub>	Power(3.3V)
33	̄G	Output Enable	75	A5	Address
34	V <sub>DD2</sub>	Power(3.3V)	76	A4	Address
35	A17	Address	77	A3	Address
36	A18	Address	78	V <sub>SS</sub>	Ground
37	A19	Address	79	V <sub>DD1</sub>	Power(1.2V)
38	NC	No connect	80	A2	Address
39	V <sub>DD1</sub>	Power(1.2V)	81	A1	Address
40	V <sub>SS</sub>	Ground	82	A0	Address
41	V <sub>DD2</sub>	Power(3.3V)	83	V <sub>DD2</sub>	Power(3.3V)
42	V <sub>SS</sub>	Ground	84	V <sub>SS</sub>	Ground

## Appendix 2




Figure 10. Typical Application

Figure 10 illustrates a typical application system, which consists of a CPU and an SRAM (B8CR1M32RH) chip. The B8CR1M32RH serves as data storage for the CPU, while the CPU controls the SRAM operation properly.

For starting up normally, both 3.3 and 1.2 V power supply should be applied to the SRAM correctly, then it will operate according to the control signals sent by the CPU. Normally the CPU will write some data into the SRAM in the first place. For this operation,  $\overline{W}$  and  $\overline{E}$  should be set lower than  $V_{IH}(\max)$ , and either of two different write cycles described in Section 7.3 can be used to realize the writing, as long as the signals generated by the CPU satisfy the relevant timing sequence

requirements.

The read operation can be implemented similarly. For this operation,  $\overline{W}$  should be set higher than  $V_{IH}(\min)$  and  $\overline{E}$  should be set lower than  $V_{IH}(\max)$ . The B8CR1M32RH offers three different kinds of read cycles, the selection of which can be decided according to the demand of whole system. Also, proper signal sequence is required for successful read operation.

Notes:

1. Supply voltage sequencing is recommended to be  $V_{DD2}$  prior to  $V_{DD1}$ .
2. Supply voltage is required to be as stable as possible.
3. The input should not be suspend in midair.
4. The output should not be connected to supply voltage or  $V_{SS}$ .
5. The lid is electrically connected to  $V_{SS}$ .



## Service & Supply

Address: No.2. Siyingmen N.Rd. Donggaodi Fengtai District, BeiJing, China

Department: Department of international cooperation

Telephone: +86(0)10-67968115-6751

Email: gjhz@mxtronics.com

Fax: +86(0)10-68757706

Zip code: 100076